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ABSTRACT 
The design, implementation, and evaluation of an 
accurate, low-cost system which remotely monitors 
electrical energy consumption is described herein. 
Energy consumption is measured bv a number of separate 
sensors which report to a central computer by means of 
131 KHz carrier signals which are superimposed on the 60 
Hz power lines. This enerav monitoring system computes 
true energy consumption regardless of power factor or 
waveform distortion, to an accuracy of 2 percent of full 
scale, and uses ah S-100 based computer to control the 
reporting function of the remote sensors. This type of 
system would find use in condominiums, apartment 
buildings or office comniexes where it is desired to 
distribute the electric bill for the building 
proportionately based on the energy consumed by the 
individual tenants. 
1. INTRODUCTION 
The purpose this thesis 1s to develop a system to 
remotely monitor the electrical energy consumed at any 
numoer of separate points ijh a building, from one central 
location. This is accomplished through the use of the 
existing 60 Hz wiring as a communications link between a 
large number of remote energy measuring units, and one 
central receiving and control unit. The communication is 
accomplished by superimoosina high frequency carrier 
signals (131 KHz and 134 KHz) onto the Dover lines. 
This type of system would be useful in an apartment 
ouilding, condominium or office complex, where the total 
electrical energy consumption for the building is the 
only measurement presently made (by the power company). 
In such a situation, every t-enant is billed a fixed 
amount for electric energv, reaardless of the amount 
actually used. The energv monitoring system described 
herein would provide a means for the owner of the 
ouilding to distribute the electric bill proportionately 
and equitably based on individual use. 
The energy monitoring system accurately comoutes the 
true energy consumption regardless of power factor or 
waveform distortion, or type of distribution system. 
This is accomplished through the multiplication of scaled 
versions of the actual current and voltage waveforms, and 
7- 
then Integration over tin** for each of the individual 
unit loads in the building. The accumulated information 
is sent in a digital fashion over the power lines to the 
central receiver* based on the nresence or absence of the 
131 KHz carrier frequency, ^cause this signal must be 
coupled to the power lines, the impedance characteristics 
of power lines at 131 *Hz was studied in .detail. The 
reporting function of the remote units is controlled by 
the central receiver, whlch^ matces use of an S-100 based 
computer. 
Distinct advantages are offered by the remote energy 
monitoring system over other alternatives. The 
Installation of conventional power meters in each 
apartment is impractical for a number of reasons. First, 
more than one meter may be reauired in each apartment 
because of the fact that in many cases there will be more 
than one distribution panel in each apartment. Second, 
someone must gain physical access to each meter so that 
they can be read monthly, which might amount to as many 
as 1000 meters for one building. And third, conventional 
meters are large, ugly, relatively expensive, subject to 
vandalism, and difficult to install in an existing 
structure,. 
The energy monitoring system described herein 
utilizes one^circuit card (remote unit) to monitor energy 
consumption for any number of distribution panels in a 
particular apartment. The "reading" "~of these remote 
units is accomplished by a computer, resulting in a great 
savings in time and labor. Vhe circuit cards which do 
the energy measuring will be small, relatively 
inexpensive, easy to install, and hidden behind the power 
i 
■■ . .i 
distribution panels, never needing to be disturbed after 
the initial installation, except for possible repairs in 
rare instances. Also, the energy monitoring system has 
the further advantage of utilizing the existing 60 Hz 
firing in the building, so there is no need to run extra 
wires to provide communication between the remote units 
and the central receiver. 
The  complete  system  design and operation  is 
described in detail in the following sections. 
2. SYSTEM OPERATION 
The basic energv monitoring system consists of two 
different parts, the remote measuring unit (RMU), and the 
central receiving unit (CPU). in a particular 
application, a large number of RMU's (one for each 
apartment), and one CPU will be used. The Ri4U*s are 
linked to the CRU by the 60 Hz power lines, which serve 
as a communications bus. The central receiving unit is 
made up of: 1) a: computer which contains the capacity to 
drive a standardized 100 Pin bus (S-lOO bus), 2) a 
special circuit card which connects to the S-lftO bus and 
contains circuitry to interface between the computer and 
the 60 tfz power lines, and 3) software which controls the 
operation of the CRU. A blocic diagram of the energy 
monitoring system is shown in figure'2-1. - ' 
One RMU will be placed in each apartment in the 
building to monitor the energy consumed in that 
apartment.. In some cases, there may be more than one 
power distribution panel in each apartment. In order to 
provide the voltage and current inputs for all sources of 
power in the apartment, wires are run from the RMU which 
resides in one distribution Dane!, to all other panels in 
the apartment. 
The current input for the RMU is obtained from a 
standard current transformer, with a single turn primary 
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ahi a multiple turn secondary, which provides a scaled 
version of the actual current waveform. The voltage 
Input for the RMU is obtained by directly dividing down 
the"line voltage through a resistive divider, resulting 
in a scaled version of the actual voltage waveform. 
The RMU computes the real power consumed by 
multiplying these two waveforms and integrating over 
time, providing a ^measure of the total energy consumed. 
The accumulated energy Information is held in a register 
(accumulator) as a 12 bit blnarv word. This binary word 
must, at some point in time, be transmitted to the CRU. 
In order to determine that the RMU is functioning 
properly, a 4 bit constant (preamble) is adjoined to the 
12 bit energy data word. Therefore, each RMU reports a 
16 bit data word (shown in figure 2-2) to the CRU. 
It is the function of the single CRU to initiate a 
report cycle nightly. During this report cycle, each R"U 
has a specific time int-erval (frame) during which It 
reports energy data to the CP". The reported energy data 
Is a measure of the total f»nerav consumed In an apartment 
since the last report cycle, nn the RMU, the digital 
energy data is used to modulate a 131 KHz signal, which 
is superimposed on the Dower lines, resulting in an 
Amplitude- Shift Keyed sianal CVSK). . The presence of the 
131  KHz  signal  Indicates  a logic "1", and its absence 
.7 
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Figure 2-2:  Energy Data Word 
indicates a logic "0". The CPU records the energy data 
from each RMU, and at the end of the month, computes a 
bill for\each tenant. The bill is based on the actual 
total energV consumed by the tenant. 
In-^€he energy monitoring system, it is desired to 
minimize the probability that an error will occur in the 
transmission of data. Since the prim^r^ function of the 
power lines is not to transmit carrier signals, but to 
deliver 60 Hz power, errors in carrier transmission-could 
occur due to transients on the oo*er lines caused by the 
switching of loads, the tnrnim on and off of appliances 
or lights with commercially available power line carrier 
systems, etc. A minimum of such activity would be 
expected during the early hours of the morning (e.g. 2:00 
A.M.). Therefore, the reoort cvcle is designed to take 
place during the early hours of the morning to reduce the 
possibility of Interference which could cause errors in 
the data transmission. 
In order to initiate the report cycle, the CRfJ 
superimposes a specially configured ASK modulated t34 KHz 
signal onto the power lines. The fact that there is a 3 
KHz difference between this freguency and the RMU 
reporting frequency serves a specific function, which 
*ill be explained further in ChaDter 5. As described in 
detail in Section 5.7, the RMU'S have been designed to 
; 9 
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Figure 2-3:  Report Cycle Initiation Waveform 
/ 
recognize  only a  134  THZ  slanal having the following 
form:  "on" for t second, "off" for 1/4 second, and 'on' 
for 2 seconds. This waveform is shown in "figure 2-3, and 
will be referred to as the "report cycle initiation 
waveform." The final "on" to "off" transition of the 
report cycle initiation waveform- serves as a time 
synchronizing nark for all RMTT'S.' At this DO I n't, all 
RMlT's simultaneously start counting up to a Dreset number 
which is unique to each RM'J. When an RMH reaches the 
preset number, it is^Tts "turn" to send information to 
the CRU. In this way, the RMJT'S seguentially send their 
information to the CPU. An PMU is allotted a 10.667 
second frame in which to report its data, as depicted in 
figure 2-4. The energy data, along with the preamble 
(the 16 bit data word), is sent five times during this 
frame to provide redundancy which allows the computer to 
correct, to a certain extent, possible bit errors by a 
simple majority vote. For 5no RMil's (a representative 
number) the total report cvclf» would take approximately 
1-1/2 hours to complete. 
It is important that no two RMtJ's report at the same 
time, because in that case, two data words would be 
superimposed upon one another, which would be completely 
unintelligible ta the CRU. Therefore, each PMIJ has its 
own  individual, in.667 second reporting frame.  Once the 
It 
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Figure 2-4:  RMU Reporting Frames 
CRU initiates the report cycle, it must wait and receive 
information from every single RMU. This is for two 
reasons. First, the CPU cannot stop the report cycle 
once it is initiated because it has no control over 
individual RMU's, except to initiate the report cycle. 
Secondly, once, ah RMU has reported, it is designed to 
automatically clear its accumulator to zero in 
preparation for accumulating the next day's energy data. 
Therefore, if the CRU Initiates the report cycle, but 
fails to wait for its completion (by being turned off, or 
by being interrupted by the operator to perform some 
other taslc), the energy data for some RMU's will be 
totally lost. 
Although a: nightly report cycle is anticipated, 
provision has been made so that each accumulator can hold 
more than three or four days of accumulated energy data. 
This is done so that in the event that a computer 
malfunction occurs, which mioht delay the report cycle 
for two or three days, the energy data can eventually be 
gathered intact. Since nightly reporting will take place 
in most cases, it is possible to accurately determine the 
proper billing: even when tenants move in and out in the 
middle of the nonth, simply by providing the computer 
with the day the move will taice Place. 
The  above is a basic description of the operation of 
13 
the energy monitoring svstem as a whole. More specific 
information on the details of the design and operation of 
the individual parts of the system (i.e. RMU, CRU) is 
given in the remaining chapters. For purposes of 
efficiency in the explanation, the circuits of the PMU 
and the CRU are broken down into smaller functionally 
related blocks. It should be noted that thesei blocks go 
together to make up the complete RMU or Cft". 
14 
3. CHARACTERIZATION OF POWER-LINE IMPEDANCE 
3.1 Purpose 
The impedance characteristics of 120VAC power lines 
at carrier frequencies was studied in detail. The 
reasons for this were twofold: first, to determine the 
necessary output circuitry to drive the power lines at 
the carrier frequency, and second, to estimate the 
optimum carrier frequency which should be used. «V 
mathematical calculation of the expected impedance was 
performed, SPICE computer circuit simulations were used 
to test the theory, and nhvsleal measurements on power 
lines were made to compare the results. 
3.2 Calculation of Impedance of Two Wire Line 
The model of figure 1-1 was used to calculate the 
impedance of a two-wire line, such as would be used to 
distribute electric power in a -building. The wire size 
used in the calculations w*s «t? AWG, which is used as an 
approximation to the type of wire which miaht be found in 
a building where the enerav monitoring system might be 
used. It is desired to calculate the Inductance, 
capacitance, and resistance of this parallel, two-wire 
transmission line. Lumoed circuit parameter 
approximations are utilized, considering the fact that 
the wavelength of carrier signals at frequencies of  100 
1 5 
ON 
#12 AWG 
COPPER WIRE 
(INSULATION NOT SHOWN) 
r= 1.027 x 10~5 m 
d= 6.118 x 10 -3 m 
Figure 3-1:  Two Wire Power Line 
to 200 KHz is approximately 2 K4, which is much longer 
than the expected height of a building in which this 
system would be used (20 stories "* 60 M). 
Tt can be shown [2) that for _£he two-wire line in 
figure 3-1, the capacitance ner unit length is given by: 
- =    ^ 
g
°
£
-   -  (3.i) 
1    lnCCd + s/dz   - 4r2' >/ 2rJ 
This is assuming that the ent5re space Is uniformly 
filled with the dielectric (insulation) which is a valid 
approximation considering the highest intensity field 
will be between the wires, where tne insulation does 
exist. 
Similarly, it can be shown [83, that the inductance 
per unit length of the line is rjfven by: 
— =  Cln(d/r) + 1/4) (3.2) 
1    TT 
This equation accounts for the inductance due to fields 
both, internal and external to the conductors. 
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To. calculate the r»ststanrre of the wire at carrier 
frequencies. It is neceessarv to account .for skin 
effects. The slcin denth In meters for a solid copper 
conductor is given by [131: 
£ =  0.066^/7" (3.3) 
And, for an anticipated carrier  frequency of  131  KHz, 
£=0.1824  ,nm:.  Therefore, the ratio of the radius to the 
sicin depth for #12 AWG is equal to: 
r 
— =  5.5 (3.4) 
And,  for  this  value,  the r*tio  of hiqh  frequency 
resistance (131 KHz) to D.C. resistance is: 
=  3.0      y' (3.5) 
R 
DC 
19 
from curves given io [131 on pace 297. 
Therefore  using the following values for Insulated 
#12 AW; wire: 
-3 
R  = 5.211 x 10   fl/ti 
DC  " 
"*£■(Insulation) "2.5 
r 
-12 
£ = 8.854 x 10    */m 
-7 
/*.-M   = 477' x 10   "/ 
o 
TT 
the  following  values  can  be 
equations (3.1), (3.2), (3.5). 
calculated  using 
-I? 
Z  = 39.62 X 10    F/nj 
-9 
L = 813.8 x 10   M/m 
■ --3 
R = 15.63 x 10  JT/m 
These  values  were  utilized  In the SPICE computer 
simulations presented in section 3.4. 
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3.3 Power-Line Impedance Measurements 
Measurements were made of the driving point 
impedance of the power lines in a number of buildings. 
The measurements were made with ? dual-trace oscilloscope 
and a Hewlett-Packard 111I» current orobe, which 
interfaces directly to the oscilloscope, ^he power line 
was driven at 131 KHz (Into a duolex outlet) with the 
output circuit of the RMU, and the current and voltage 
wavefoms were displayed on the face of the scope. From 
magnitude and phase measurements, the driving point 
impedance of the power lines w^s calculated. Care must 
be taken *her\ making such measurements, that the line 
filters of the measurina eguioment, whose purpose is to 
filter out high frequency noise r>60 Hz), do not affect 
the measurement. .A small inductance could be added in 
series with the line cords of the measuring instruments 
to avoid such problems. For the purposes of this work, a 
Tektronix 922 scope was used, which was determined not to 
affect the measurements. 
The results of the measurements are shown in table 
3-1. These valuesiby no means represent the total number 
of possibilities, as a wide ranae of impedances would be 
expected due to variations in loading. However, these 
values are meant to be tynlcal of the types of impedances 
which would be observed in apoiications  of  the energy 
70 
Location Driving Pt. Impedance (ohms) 
Packard Lab 331 (<b 1) 4.5 + j 13.0 
Packard Lab 331 (#2) 10.0 + 1 16.0 
Packard Lab 331 (^3) 9.0 + 1 16.3 
X-mas Saucon 81 7.9 + j 9.6 
X-mas Saucon 400 50.0 + j 5.5 
Mudd Bldg. Lobby 3 45.0 + 1 5.5 
751 E. Sixth St. 19.0 + 1 6.0 
Table 3-1:   Measurements o* nrlvlng-Pt. Impedance 
21 
monitor system, and provide a rough Idea of the expected 
value of the driving ooint Impedance, for design 
purposes. 
( The results in the table do show a great variation, 
Doth in the resistance and inductance of the powejf lines. 
However, in all cases, the impedance is observed to be 
inductive, with a magnitude on the order of tens of ohms. 
For design purposes, a value of 8 + j19 ohms will be 
chosen as the equivalent driving point impedance (at 
131KHz). . 
3.4 SPICE Simulations 
Numerous  circuit  simulations  were performed using 
the spice circuit simulation Drnaram, ,__to determine  the 
impedance characteristics of the power line, utilizing 
tne resistance,  inductance  and  capacitance  values 
calculated previously.  The model of figure 3-2 was used 
in the simulations.  The value of R accounts  for  the 
resistance in both wires (uooer and lower). 
In the SPTCE simulations, v  was a single frequency 
in 
(131  KHz)  sine  wave with magnitude equal to Unity, and 
phase angle equal' to zero.   Tne  computer  simulation 
determined  the  current  through  this  ideal  source, 
(magnitude and phase), and from this information, a hand 
calculation  was performed to determine the driving point 
22 
ONE 3  METER  SECTION 
(one of twelve) 
FOR 3  METERS: 
R = 9.378 x  10 -2 
-6 L m  2.441 x 10 u H 
C = 1.189 x 10~10 F 
Figure 3-2:  Power Line Model - Internal Effects Only 
i.-npedance. 
The first simulation used.the model of figure 3-2, 
with 12 three meter sections. The driving point 
iupedance was determined to be 0.441 - JR12.5 ohms. This 
is heavily capacltive and is in large disagreement with 
Physical measurements, so other effects must be 
considered. 
The effects of loads connected across the power line 
were  considered  next*  Egual resistive loads were added 
at the end of each 3 meter section, yielding the model of 
figure 3-3, with the termination  resistor,  R ,  in  the 
T 
figure  equal  to infinitv.  These loads were varied from 
large to small values, and the  results  are  plotted  in 
figure 3-4.  It can be seen th*t tne impedance approaches 
the  physical  measurement values for loads of around- tOO 
ohms.   This  would  implv  a  total  resistive  load  of 
approximately  1728 Watts for a 120V system, which is not 
an unrealistic number. 
Next, the termination of th<*~ transmission  line  was 
varied,  first with no loads connected, then with 500 ohm 
loads at the e^d of each section.  This termination would 
represent the impedance that the distribution transformer 
(high voltage to 120 volts) would present at  the  120  V 
terminals.  See figure 3-3.  The results for no loads are 
shown  in  figure  3-5, and the results for 500 ohm loads 
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Figure 3-4:  Effects of Varying Loads 
(12 of them) are sho'Yh in* inure 3-6. 
It can be seen that a tprmination of approximately 
O.t to 10 onus yields results which are close to the 
physical measurements. This Is in aareement with 
Shekel [14], *ho states that "the distribution circuits 
present impedances considerably lower than 1 ohm to any 
pair of terminals at 120 volts." So, a 1 ohm resistive 
termination will be adopted as a good approximation for 
the model. 
Mext, the 1 ohm termination was utilized, and the 
load resistors were varied. The results are plotted in 
figure 3-7. It can he seen, that for large variations in 
the load resistances, the driving point impedance is 
relatively constant. This would tend to indicate that 
the termination is a dominant factor in the determination 
of the driving point impedance. Shekel [14] is not 
specific as to the nature (caoacitlve, resistive, 
inductive) of the 1 ohm termination, so a 1 ohm Inductive 
termination, and a 1 ohm caoaritive termination v/ere 
substituted into the model in place of the 1 ohm 
resistive termination. The results were similar, 
yielding a driving point imoedance of 5.4 + J23.8 ohms 
for the inductive termination, and 4.45 + j?2.1 ohms for 
the caoacitlve termination. These results are 
approximately equivalent  to  th*»  resistive  termination 
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Figure 3-6:  Varying Termination With 500 Ohm Loads 
case. 
Therefore,  the model of  figure 3-3 will taken as 
representative of the power lines, with R  = 500 ohms, 
T, 
and R = 1 oh.n, which yields a driving point impedance of 
T 
5.81 + 172.5 oh.ns. This could be modeled as a 5.81 ohm 
resistor and a 27.5 ^u H ind'ictor in series as shown in 
figure 3-8. This result is in agreement*with Lee [113, 
*ho also states that the driving point impedance can be 
modelled as a resistor in series with an inductor, where 
the resistor can vary from 7 to 30 ohms, and the 
inductance can vary from m^H' to 30^^, depending on the 
environment (industrial, residential, etc.). 
3.5 Frequency Selection 
According to Ciarci* F31, carrier current schemes 
have been successfully utilised in the frequency range of 
30 KHz to 500 KHz. the model arrived at in the previous 
.section was analyzed usina S°TCE simulations over this 
frequency range to determine the driving point impedance, 
and the attenuation at the termination for the various 
frequencies. The results are olotted in figures 3-9 and 
3-10. It can be seen that there is a basic tradeoff 
between attenuation alorn the line, and driving point 
Impedance, since one would desire small attenuation and 
large  driving point impedance.  It Is noted however that 
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these quantities (attenuation along the line & driving 
point impedance) do not vary. . significantly enough with 
frequency according to this model to support a choice of 
operating frequency. Thus, other considerations must be 
used to determine the carrier frequency. 
Higher frequencies of operation are argued to have 
some advantages over lower frequencies. Higher 
frequencies permit greater isolation from the 120 V, 60 
Hz waveform which is present on the power lines. Higher 
frequencies also allow faster operation because response 
times of filters and phase-locKed loops will be 
decreased. However, at very high frequencies, the lumped 
circuit parameter model breaks down, and it is expected 
that losses along the line will be increased. Also, if 
too high of ah operating frequency is chosen, it is 
possible that harmonic distortion of the carrierwave 
could have significant energy in the range of a 
commercial AM receiver. This could cause interference 
with radio reception, which should be avoided. 
A very common and reliable carrier-current system in 
use today, the BSR Home Control System 
C5J, [6], [13], C.12J, utilizes a 121 KHz carrier 
frequency. Obviously, it is iesired to avoid using this 
frequency in the. energv monitor system to prevent 
Interference from any such units.  Therefore, a frequency 
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Figure 3-10:  Attenuation vs. Frequency 
of 131 KHz was chosen because it is close to the 
industry-proven carrier frequency of 121 KHz, yet far 
enough away to avoid interference. A frequency higher 
than 121 KHz was chosen to benefit from the previously 
stated advantages of higher frequencies. The modelling 
and SPICE simulations indicate that reliable performance 
can be expected at this chosen frequency of 131 KHz. 
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4. OUTPUT CIRCUIT OPERATION 
4.1 Output Circuit Transfer Function 
Carrier  signals are couniej to the power lines at 
both the RMJ and the CPM hv means of  a  tuned amplifier 
transformer circuit,  a model  of which is shown in 
figure 4-i.  fc small slug tuned  IF  transformer  with a 
tapped primary is used, to which a tuning capacitor, C 
T 
is aided across the primarv winding (pins t  to  3).   A 
resistor  is 3dded across pins 2 to 3 to limit the Q.   The 
tuned coil is driven by a square wave current  source  at 
the  desired  carrier  freguencv.   The Primary circuit 
operates  lisce  an  auto-transfomer,  with  a  large 
sinusoidal  orimary  voltage,  V  ,  generated  from a 
12 
relatively small  supply yoltaoe  V  .   This primary 
cc 
voltage is then s,tepped down via the secondary winding to 
a low voltage, and relatively hiah. current signal Cat the 
carrier frequency).  High secondary current is neccessary 
oecause of  the particularlv low value of load impedance 
that  the  po*er % line presents.   This  is  why  such 
power-line  carrier  systens are sometimes referred to as 
"carrier-current" systems. 
Tt is desired to determine  the parameter  values 
(V  ,R,I ,  etc.)  for a a.tven output voltage, V  .  The 
CC   S 45 
following simplifying assumptions are made: 
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1) Since the capacitive reactance of C  can be tuned 
c 
out  at the carrier frequency with the appropriate choice 
of L , it will be assumed that C  and L  <:an be neglected 
c re 
in the analysis, and that ■?, is directly attached  to 
line 
pins  1  and '-5.  The onlv conseauence of this assumption 
will be that harmonics of the carrier frequency will  be 
attenuated  more than the analysis would indicate • which 
is desirable in any case. 
2) The impedance Z    will be modelled as a  series 
line 
resistance  and  inductance,  as  this was found to be an 
accurate model in the analysis of the oreceeding chapter. 
3) All leakage reactances and winding resistance in 
the transformer model will he neglected. Only the 
magnetizing inductance of th*» transformer will be 
considered, which will be referred to the primary 
winding. wi- 
4) The current source win he assumed to be ideal. 
These assumptions yield the  model  of  figure  4-2, 
with the transformer beina ideal, and L     representing the 
M 
magnetizing inductance of the transformer. 
At this point, all imoedances in the circuit will be 
referred to the tapped port of the primary winding (pins 
2 to 3), *hich will yield the circuit in figure 4-3. 
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The   transformation   ratios  vhJch  aooly  are  as 
follows: 
-d 
.1     ' 
U3 \ 
z   • = j —I z;, 
line   V N2/ line 
(4.1) 
N3 
N2/   r. 
(4.2) 
h 
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(4.3) 
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«      9 
T 
Ml 
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N2 y   T 
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L  ' 
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The Fourier transform of th* voltage v ' Is given by 
o 
the following functions 
Vo(UJ)  =  Hfuo) • TsCuo ) (4.7) 
I   Is  given by a 50% duty cycle sguare wave from 
S 
zero to I , as shown in figure 4-4. 
The Fourier series representation of I  will be used 
s 
to find the steady-state component of the output  at  the 
fundamental  frequency  (the  carrier  frequency).    The 
Fourier series representation of I  is as follows: 
S 
!     =  ^ +   2lZ  SIN(O)   t)   +   -~ SIN(3o)0t)   +    '" XS 2 IT O 3TT O 
.   .  .   ' 2i r4,8) 
+   ...   + -r- SIN(nw t) 
2-rr 
where   „     w0 = "T~       \ 
13 
Is (A)/v 
■A 0 T/2       T       3T/2     2T       5T/2 t (s) 
Figure 4-4:  Current Source Waveform 
The magnitude and Dhase angle of the transfer 
function H( ) are as follows: (Prifle notation has been 
dropped for simplicity.) 
(4.9) 
H(,o)|    = 
■    u       +     0)2   /?L \ 
^7      vw 
/[TO: " "2 (R+ ^)] +t fe LL   '   CTRLL 
(4.10) 
*(u)   =  tan 1W   " tan 
{4V^ + ^X)'M3 
L
MCTLL 
1
 A- + -^Y 
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And, using the transformation ratios stated earlier, 
all Impedances will be transformed baclc to the positions 
shown In figure 4-2. The equations (4.9) and (4.10) now 
become: 
(4.11) 
H(u) 
4       SN ©   *£-© 
y^-^cd2 **4)]2>[fa©2>u(%) ♦■$-•] 
♦ (a))   =  tan (w tan &($>&;($-£)-.> 
-&r-'&©♦£ 
(4.12) 
Therefore, if the proper values of the components 
are given, We can calculate the carrier voltage waveform 
which will appear oh the power lines'. 
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4.2 Theoretical: Output Voltaqe 
For the output circuit on the RMU, the components 
have the following values: 
-Ml = 154 Turns 
W2 = 9 Turns 
M3 =  4 Turns 
L     = 73B >uH 
M y 
Z     = 0.002 M F 
T '■ 
R     =     1   K Jtl 
and  from  chapter  3,   "typical"  values   for  R    and  L    are: 
L L 
i 
R   =   8 n. 
L 
L     =     18 JU. H 
However, on the RMU, an inductance was not used to 
tune out the effects of C  as shown in figure 4-1. 
C  • 
Therefore, in order  to calculate  the  expected output 
voltage,  the capacitor C  and  inductance h    will be 
lumped together (for 131 KHZ) which reduces the effective 
inductance of the power line to J1.3yu.H.  This new value 
will  be  used  for  I   In the equations, as an 
approximation. 
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Since  I   =  84.B m* for the RMU (see section 5.6), 
P 
the fundamental component of T  the following value: 
■ s 
Is     =     54.0  sinC&J^tl TlA 
•—*.. 
»hlch, through the use of  equations  (4.11)  and  (4.7), 
yields a theoretical output voltage of 1.03 v peak. 
& 
4P 
5. REMOTE MEASURING UNIT 
5.1 Overall function 
The re-note measuring unit-. (RWJ) Is one of the two 
basic parts of the energy monitoring system. A block 
diagram of the RMfJ is shown in figure 5-1, and a 
photograph of the developed RMU- is shown in figure 5-2. 
The RW.J  is  configured  for  four  pairs  of 
voltage-current inputs,  nne such pair is shown as V and 
A 
T   in  the  figure.   I  would be a measure of the total 
A A 
current drawn from the source of voltage, V .  Each pain 
A 
of inputs is selected, one oair *»t a time, to be input to 
the Tiultiplier, which linearly multipliers the* current and 
voltage  waveforms  together.   A  sequence  Is followed 
whereby each pair  of  lnnuts  is  sampled approximately 
every 14 seconds via the.innut selector as shown. This 
is not a continuous measure of  oower,  however  for  the 
predominantly residential  application being considered 
(apartment buildings, etc.), it »s assumed that the loads 
do not  change  too drasticai.lv' within the  14  second 
period,  also, any small variations will average out over 
the long run. 
The analog product of  the  multiplication  is 
converted to digital for™ and added to the data register. 
In this way, the data register holds the sum of the power 
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computed for each pair of yoltaae-current inputs, and is 
increased each time a new pair of inputs is selected. 
The summing of these power measurements takes place over 
time, and is therefore analogous to the time integral of 
power consumption, which yields total energy consumption. 
The data register therefore holds a measure of the total 
energy consumed from the four possible sources of power 
in the apartment. 
This energy information is held in the data register 
until the RMU is instructed by the CPU to report this 
information. The determination of when the RMU should 
report entails two processes: 1) receipt of the report 
cycle initiation waveform, and 2) an up-count to 
determine the proper outDut frame for this particular 
RMU." sv 
As mentioned previously in Chapter 2, when the CRU 
des/ires to initiate the report cycle, it sends out a 
special on-off modulated 134 KHz signal on the power 
lines.   At  the  RMU,  anv carrier signals on the power 
lines are band-pass  filtered  (f  3 134 KHz),  and 
0 
multiplied by a 131 KHz sianal generated on the RMU; thus 
i 
creating sum and difference freguencies. Tf the carrier 
signal is exactly 134 KHz, the difference freguency of 3 
KHz will be detected, and if this 3-KHz signal is 2 
seconds long (within a small tolerance), the report cycle 
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Initiation waveform has been received by the RMU. This 
process is configured as such to prevent the possibility 
of any spurious carrier signals which may happen to be on 
the power lines (e.g., from BSR Home Control Units) from 
creating a false detection of the report cycle. The 
safe-guard is twofold. The carrier signal must be 
exactly 134 KHz, and it must be exactly two seconds in 
duration in order for the RMTT to recognize it. It is 
reasoned that this is a unique enough set of 
circumstances, so that false detection of the report 
cycle win not occur in practice. 
It shooed be1 reiterated here that even if the RMU 
for some reason "misses" the report cycle one day, 
because it doe's not detect the report cycle initiation 
waveform sent by the CRU, the energy data 'will remain 
intact and be reported in the the next day's report 
cycle. However, a false detection of the report cycle 
would be disasterous, as all energy data would be lost 
after the RMU falsely reports (at some time when the CRU 
is- not receiving). Q 
Upon detection of the reoort cycle, the RMU starts 
to count output frames, until it reaches the specific 
number which is set for that RMU. When this occurs, the 
output circuitry is enabled, further inputs to the data 
register  are  disabled,  and a  parallel  to  serial 
■53 
conversion of the energy data stored In the data register 
Is performed. This serial data Is then used to on-o,ff 
modulate the 131 KHz carrier siqnal which is superimposed 
on the power lines. In this way, a serial sequence of 
digital data: Is produced on the power lines by means of 
the presence or absence of the 131 KHz signal. 
At the end of this RMTT'S output frame, the output 
circuitry is disabled, the data register Is reset to 
zero, the output frame counter is reset, and inputs to 
the data' register are once again enabled. And, the 
process of accumulating power data is started all over 
again. The specific detalis of the various sections of 
the RMU are described below. 
5.2 Power Supply, Battery Back-up, and Power Failure 
Considerations 
The power supply for the RM" is shown In figure 5-3. 
The D.C. supply voltages necessary are +12 V, -12 V, and 
+5 V, all: derived from a 120 v, 60 Hz line. The RMU 
design uses almost entirely CMos circuitry, so relatively 
low-power supplies are sufficient. The supplies were 
designed for 200 mA outputs (at 12 V), The two 
transformers used produce secondary voltages of 12.6 
VRMS, at rated current of 300 mA, when their primaries 
are connected to 115 VRMS. 
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Figure 5-3:  Power Supply & Reset Circuitry - RMU 
For the 12 V supplies, a standard 4-dlode full-wave 
rectifier bridge is used, and the 1470^-cF capacitance 
reduces the peak to peak rioDie to approximately 1.1 
Volts at the input to each regulator. The regulator 
reduces this to approximately 0.28 mV peak to peak. 
The +5 V supply is obtained by regulating down the 
+12 V supply as shown.  All logic and registers on the., 
RHU (the vast majority of TC's) are powered between +12 V 
and ground.  The -12 V supply Is used for/a small number 
of  op-amps,  and the +5  V supply is used In only two 
places, a tone detector and a D-R converter chip. 
A battery back-up SUDPIV,  V ,  is necessary to 
BB 
retain the information In the energy data register, and 
insure the proper operation of the reset circuitry in the 
event of a power failure, In which case the +12 v, -12 V, 
and +5 V supplies would be lost. 
The battery back*up supply Is shown In figure 5-3, 
and is provided by three 1.2 v lithium cells which are 
trickle charged from the +12 v supply with a current of 
0.215 mA.   Lithium b*£terles in this configuration have 
an almost indefinate useful  life - in excess of ten 
years}-   V   is used t^ power only two chips, and under 
B6- 
normal conditions, is slightly less than +12 v. it can be 
seen from the figure, that when the +12 V supply Is not 
present due to a power failure, Dl is back-biased and V 
. BB 
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becomes approximately 3 v, which is enough to power the 
two CMOS chips which need to be Dowered during a power 
failure (data' register & reset logic). 
The reset circuitry is shown in figure 5-3. Under 
normal operating conditions, it is necessary to reset the 
data register and to reset and disable the output frame 
counter at the end of the RMU's output frame. If a power 
failure occurs* it is necessary to reset and disable the 
output frame counter when power is restored, as it might 
have come up in ah enabled state which would mean a false 
output frame would be generated - cap-sing the energy data 
to be lost. However, it,is necessary to insure that the 
energy data register is not reset when power is restored, 
otherwise this data could be lost if no safeguards were 
aiade. Two separate RESET lines are therefore provided, 
RESETl to reset and disable the output frame counter, and 
RESET2 to reset the energy data register. . 
When power has been UP for a long period of time, 
capacitor C2 is fully charged, and both RESETl and RESET2 
provide a short, positive- goina pulse at the end of the 
RMU's output frame, as a result of differentiating the 
signal OUTPUT FRAME. 
When a power failure occurs, gates A, B, C, and D 
remain active because they are powered from the baclced-up 
supply V .  This is the reason for using all NAND gates 
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la this circuit, so that only 1 IC package need be 
powered by V to perform the resetting functions. When 
♦12 V Is lost, the output of gate C goes to a logic high, 
and capacitor C2 Is discharged rapidly through 01. This 
prevents any signals from propagating through gate C,. 
maintaining RESET2 in a low state. It Is necessary to 
discharge C2 rapidly In the event that power goes down 
only momentarily. When power is restored, the output of 
gate B makes a: low to high transition, which provides a 
short pulse which propagates through gate E regardless of 
the state of gate E's other Input, thereby causing RESET1 
to occur as desired. v, 
Capacitor C2 has a long time constant for charging, 
as' it must charge through a 1 Mil resistor. This 
maintains gate C In a disabled condition and does, not 
allow the pulse  produced  by  the  rising  signal 
OUTPUT-FRAME to propagate through, which retains RESET2 
in a low state. The time constant R2-C2 is sufficiently 
long to allow all other transients in the circuit 
associated with power-up to die before the voltage across 
C2'1 becomes a logic high. When C2 becomes charged to a 
logic high, gate C is enabled, and normal reset operation 
is restored. 
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5.3 Clocks and Timing 
The circuitry which crenerat.es all clock: signals used 
by the RMU is shown In figure 5-4. The seven different 
fV^e-qttencies necessary for the RMU's operation are as 
follows: 131.072 KHz, 5t2 Hz, 60 Hz, 7.5 Hz, 0.9375 Hz, 
0.46875 Hz, and 0.09375 Hz. These frequencies are 
derived from two sources, a 2.097152 MHz crystal 
oscillator, and the 60 Hz power line. The 131 KHz 
frequency mentioned previous to this Is actually 131.072 
KHz as listed here. This Is due to the fact that a 
2.097152 MHz crystal Is the closest value to 2.096000 
MHz, which would be required to generate exactly 131 KHz. 
Any references to 131 KHz throughout this paper will be 
understood to be actually 131.072 KHz. 
The frequencies derived from the crystal are 131.072 
KHz and 512 Hz. These are obtained by binary division of 
the 2.097152 MHz reference, using a 12 bit binary 
counter. „ The 131.072 KHz frequency is used as the output 
carrier frequency and In the detection of the report 
cycle Initiation waveform. The 512 Hz siqnal Is used in 
the analog to digital conversion of the power- data. 
These two frequencies perform functions that are 
independent of the other frequencies (60 Hz and below) 
and so all frequencies need not be derived from the same 
reference. 
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Figure 5-4:       Clock Generation - RMU 
The frequencies of 60 Hz and below are derived 
directly from the 60 Hz power line. The 120 V waveform 
Is* divided dovm by a resistive divider and then sent to a 
comparator which yields a 0 v to +12 V square wave at 60 
Hz. This Is then divided by fl> 64, 128, and 640 to yield 
7.5 Hz, 0.9375 Hz, 0.46375 Hz, and 0.09375 Hz 
respectively. A binary counter is used to perform the 
divisions by multiples of 2, and a decade counter is used 
to perform a division by 10. 
These 60 Hz derived slanals perform functions 
relating to the counting of output frames and the 
clocking of data within the outDut frames. A tremendous 
benefit is obtained by deriving the^e frequencies from 
the 60 Hz power line. In order to maintain synchronism 
of the entire system (e.g.,,500 RMU'S and 1 CRU), it must 
be ensured that all units count output frames and cloclc 
output data at the same rate. This could be done with a 
precision crystal oscillator on each RMtl, however even 
slight differences or drifts between the crystal 
frequencies of different RMIJ'S would be integrated over 
the time it taJces for all RMTJ'S to report their energy 
data (one complete report cycle). And if a report cycle 
toolc a few hours, which it mlcrht do in practice, then the 
error cou\d be eno-ugh to cause a loss of synchronism 
within  the  system.   That is, the output frames of two 
6t 
r 
RMU's could overlap, causing them to report data at the 
same time, which would be unintelligible to the CRU. In 
addition, the CRU could lose track of the proper time to 
clock in (accept) the data bits which the RMU's are 
sending in a serial stream. 
What is needed is a way of making all the units 
(PMU's and CRU) count outDut frames at exactly the same 
rate, that is, have the same reference. This is what the 
60 Hz power lines provide. All units receive exactly the 
same 60 Hz "signal, through the power lines, with the 
possible exception of a slight phase shift due to 
different phases of a 3-Dhase power system, but this 
phase shift does not affect the freguency of the signal. 
(This phase shift does have certain implications in the 
detection circuitry, which will be discussed in section 
6.3,7.) Thus, all units will perform the tasks 
associated with counting outout frames and output data at 
exactly the same rate, even if the 60 Hz freguency of the 
power lines deviates by even a large amount. 
All of the clock freguencies mentioned above are 
used throughout the RMU for the general purposes noted. 
Their specific functions will be described in detail in 
the description of the individual circuit sections. 
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5.4 Multiplier Section 
The function of the multiplier section Is to take 
the voltage and current readings, one pair at a time, 
multiply the voltage and current waveforms together, and 
to provide ah analog measure of the power being consumed 
to the A-D conversion circuitry. The input portion of 
the circuit is shown in flaure 5-5. Since the RMU was 
designed to handle up to four oairs of voltage - current 
inputs, four voltage dividers and four current 
transformers are needed (only one of each Is shown). The 
voltage dividers scale the 120 V voltage waveform to 
♦/- 6 V peak. The current transformer secondary Is 
terminated in a resistance and configured to yield at 
maximum load, a +/- 3 V peak signal. The specific 
current transformer selection was not performed as a part 
of this design, as this would be dependent on the 
particular application. 
These scaled voltage and current waveforms are then 
selected,  one pair at a time,  to be input to the 
tjultiplier.  That is, V and I  are selected together, 
A     A 
then V  and I , etc. CMOS analog switches are used for 
B       B' 
the selection process,  along with a circuit  which 
controls the opening and closlno of the switches.  After 
passing through the switch,  the voltage waveform Is 
low-pass filtered (f " 13 KHz) and buffered with a unity 
c 
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Figure 5-5:       V & I  Inputs  - RMU 
gain stage., then sent to the x-input of the multiplier. 
The current waveform,  after passing through the 
switch, is amplified by a factor of 2, low-pass  filtered 
Cf  " 16 KHzX, then a.c. couoled and unity gain buffered 
c 
to the y-input of the multiplier. 
The circuit which controls the closing of the CMOS 
switches  is shown in figure 5-6.  This circuit generates 
the sequence shown in figure S-7.  The switches  for  the 
voltage waveform V  and current waveform I are closed 
A A 
for 2.133 seconds during the  "GATE A" portion of the 
cycle.   Half-way into this period of time (or 1.067 
seconds after RATE A goes high), the line  labeled COUNT 
becomes a logic high.  It is while COUNT is high that the 
actual A-D conversion of the result of the multiplication 
takes  place.   The first  1.067  seconds of GATE A are 
provided to allow the output of the multiplier to settle. 
When GATE A goes low, the switches  for V  and  I  are 
'
A
        A. 
opened,  and a  line  labeled MULL becomes a logic high. 
During the period of time that MULL is high,  the output 
of  the multiplier is nulled baelc to zero volts, and the 
offsets of the multiplier are automatically compensated 
for.   This will be explained in greater detail further 
down in this section.  When NULL goes low,  GATE B goes 
high,  and the switches for V and I are closed, and the 
B      B 
cycle continues as with GATE A. 
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Figure 5-6:       Input Selector - RMU 
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Thus, the sequence 1st Close the two "A" switches, 
wait " 1 secoad for the multiplier output to settle, make 
an A'-D conversion, open the two "A" switches, null the 
output of the multiplier to zero, close the two "B" 
switches, and so on. 
One of the MULL periods Is twice as long as the 
other three. There is no technical reason for this, 
except that it simplifies the circuitry necessary to 
generate these waveforms. This does not deteriorate the 
performance of the circuit in anv way. Th,e waveforms of 
figure 5-7 ate generated using a Johnson decade counter 
and some external logic. Basically, an extra stage was 
added to the counter, and the counter is clocked at a 
0.9375 Hz rate up to 12 and then reset to zero. 
The actual: multiplier and nulling circuits are shown 
in figure 5-8. It has been shown by Tsuda C16], that 
regardless of the distortion In the current waveform of a 
60 Hz power system, average power is eguivalent to the 
D.C. component of the Instantaneous power, and 
furthermore this D.C.• component depends only on the 
voltage waveform and the 60 Hz component of the current 
waveform. Thus, in the circuit shown, instantaneous 
power is obtained from the linear multiplication of the 
voltage and current waveforms, and the D.C. component is 
extracted with a low-pass filter.  The XP-2208 multiplier 
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Thus, the sequence 1st Close the two "A" switches, 
wait " 1 second for the multiplier output to settle, make 
an *-D conversion, open the two "A" switches, null the 
output of the multiplier to zero, close the two "B" 
switches, and so on. 
One of the MULL periods is twice as long as the 
other three. There is no technical reason for this, 
except that it simplifies the circuitry necessary to 
generate these waveforms. This does not deteriorate the 
performance of the circuit in anv way. The waveforms of 
figure 5-7 are generated uslna a Johnson decade counter 
and some external logic. Basically, an extra stage was 
added to the counter, and the counter is clocked at a 
0.9375 Hz rate, up to 12 and then reset to zero. 
The actual: multiplier and nulling circuits are shown 
in figure 5-8. It has been shown by Tsuda [16], that 
regardless of the distortion in the current waveform of a 
60 Hz power system, average power is equivalent to the 
O.C. component of the Instantaneous power, and 
furthermore this D.C. component depends only on the 
voltage waveform and the 60 Hz component of the current 
waveform. Thus, in the circuit shown, instantaneous 
power is obtained from the linear multiplication of the 
voltage and current waveforms, and the D.C. component Is 
extracted with a low-pass filter.  The XR-2208 multiplier 
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Figure 5-8:       Multiplier Circuit - RMU 
Is' used, which Includes an internal op-amp which is used 
to amplify the differential outDut of the multiplier and 
provide a: single-ended output. 
The multiplier is configured to produce a 10 V D.C. 
output (V ) when both v and v are equal to the maximum 
DC: x     y 
+/- 6 V peak sine waves.  The D.c. voltage at VI is given 
by: VKD.C.) = (0.2386)-v    . v     .  This voltage 
x-peak y-peak 
VI  is  then multiplied further by a factor of 1.2 in the 
nulling circuit. 
Low pass filtering is accomplished with the 22/*F and 
the 0.15^F capacitors, yielding a cutoff frequency of 
0.45 Hz. 
The nulling circuit serves two functions: to drive 
tlie voltage V  back to zero between multiplications, and ■  DC:  -' "  ■■■- 
to cancel: out the effects of any offsets  the multiplier 
circuitry might have.  The nulling process occurs each 
-time the MULL: line goes high.  When this happens,  the 
inputs  to the multiplier circuitry are grounded through 
the appropriate source impedance via the closing of  the 
two switches controlled by the MULL level in figure 5-5. 
This would cause a certain offset voltage to appear  at 
the output (pin 11) of the XR-2208, which will be called 
Vos.  Also, the switch in figure 5-8  controlled by the 
MULL level  closes,  and any voltage appearing at V  is 
' DC 
multiplied by the open IOOD gain (Ao)  of amplifier  A2, 
70 - 
and fed baclc to Al,  thus driving the output, V  , to 
V DC 
approximately zero volts.  The voltage necessary to do 
this  Is stored on capacitor CJ. Then when the nulling 
period is over, the NULL switches are opened,  and the 
voltage  on  .C;i  is summed with th* output of the 
multiplier, automatically cancelling its offset.   The 
discharge time of Cl is very long due to the almost 
infinite impedance presented by the non-inverting input 
of A2 and the open switch.  The above results are shown 
mathematically, using the model in figure 5-9, where each 
op-amp has ah open loop gain Ao, Al has an offset voltage 
Vol, A2 has ah offset voltage Vo7, and the output of the 
multiplier has an offset vos, and where V represents the 
R 
true result of a multiplication. .............^. 
When the switch has been closed for a "long" time, 
the output~voltage is given bys 
-K3 Vos  +  K2 Ao Vol  ♦  K2 Ao Vo2      C5.1) 
Vo =  :  
1 ♦ Kl K2 Ao 
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Figure 5-9:  Nulling Circuit Model 
and the capacitor voltage: 
Ao Kl K3 Vos  ♦  -Kl K2 Ao Vol  +  Ao Vo2 (5.2) 
vc =  
1 *   Kl K2 Ao 
where: 
R4 Rl ■*• R2 R2 
Kl - — _ , K2 = -    , K3 =   
R3 ♦ R4 Rl Rl 
Then, when the switch is_ opened: 
K2 Vol  +  K2 Ao Vo2  -  K3 Vos (5.3) 
Vo » : —   - K3 V 
1 + Kl K2 AO R 
Substituting in the given resistor values and using 
the fact that Ao » 1 : 
Vol Vos (5.4) 
Vo s  .♦ 1.3 Vo2 - -  - 1.2 V 
Ao Ao R 
It can be seen that the original intent of 
eliminating the offset Vos has been accomplished as it is 
divided by Ao, however, the offset of A2, Vo2, has been 
amplified slightly.  For this reason,  a relatively low 
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r 
offset op-amp must be used for A2.  The LF412 has a 
typical Input offset voltage of  1  mV,  which  Is 
sufficiently smaller than the offs«t of the multiplier, 
Vos, which Is expected to be in the tens of millivolts. 
It Is expected that the outDut  voltage,  V  ,  will 
DC 
drift slowly due to the fact that the leakage current of 
the open switch, and bias current and Input Impedance of 
the op-amp Al, will tend to discharge capacitor Cl.  The 
LF412 has an Input bias current spec, of 50 pA typical, 
12 
and an input  impedance of 10  ohms.  The DG308 has an 
"off" leakage current spec, of too pA.  It is  observed 
that the leakage current of the analog switch (DG308) and 
the bias current of the LF412 will dominate, and a drift 
rate of (-I/O = -1.5 mv/sec would be predicted, This is 
consistent with ah observed drift rate of -1.67 mV/sec. 
The stability of the nulling circuit is  insured by 
the compensation network of P6 and C2.  Without P6 and 
C2, the Nulling circuit is inherently unstable, which can 
be observed In figure 5-10.  This  figure presents the 
Bode plots  of  the  IOOD gain of  the nulling circuit 
(figure 5-9 ) for  the uncompensated case.   The phase 
characteristics   of  the  LF412,  taken  from  the 
specification sheets, are incorporated into these plots. 
In the uncompensated case, the magnitude of the loop gain 
is' still  greater  than unity when the phase of the loop 
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Figure 5-11:  Compensated Loop Gain of Nulling Circuit 
gain reaches 180 degrees.  """his Indicates an unstable 
circuit. The addition of R6 and C2 Is a type of 
phase-lag compensation, which adds one low frequency pole 
and one higher frequency zero to the transfer function of 
the loop gain. The low frequency pole has the effect of 
attenuating the loop gain* causing the magnitude of the 
loop gain to pass through unity at a lower frequency than 
In the uncompensated case, where there is areater phase 
margin.  It can be seen from flqure 5-11 that for the 
compensated circuit, there^ls 25 degrees of phase margin 
when the magnitude of the loop gain passes through unity. 
This Indicates a stable circuit. 
The output of the nulling circuit (V ) becomes the 
DC 
input to the A-D conversion circuitry, which is described 
In the next section. 
5.5 A-D Conversion and Accumulation Circuitry 
The output voltage of the previous section, V , 
DC 
becomes the input to the A-D conversion circuitry shown 
in figure 5-12.   The circuit uses a digital to analog 
converter CDAC: 0808), a binary counter, and a 512 H(z 
clocK to convert the n.c. input voltage into digital 
form. 
The DAC 0808 sinks current into pin 4 proportional 
to the 8 bit digital word presented at Its input.  The 
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Figure 5-12:  A-D Conversion Circuit - RMU 
maximum  sink current  Is  determined by the current- 
supplied to  pin  14.   This  current  is  produced by 
connecting pin 14 to an LM 329 precision 6.9 V reference 
through a: 2.2 KIL resistor and a  l KSIL   potentiometer. 
The pot.is trimmed to yield 2.5 mA into pin 14. 
The D.c:. voltage fro* the multiplier circuitry is 
connected to the output terminal (pin 4) through a 
resistor, and the voltage at the output (pin 4), drives a 
comparator,  tfhen the output current (current into pin 4) 
is smaller than V   /Rl, the voltage at pin 4 is greater 
D.C. 
than zero and the output of the comparator is zero volts. 
When the output current is larae enough to equal V /Rl, 
DC 
the voltage  at pin 4  reaches  zero volts,  and  the 
comparator  switches  to  a hiah state.  A clamp diode is 
used at the output terminal to sink the current left over 
after the output (pin 4)  sinks  the  amount  of  current 
proportional: to the present  digital word, and also to 
prevent the voltage at pin 4 from exceeding "* 0.5 V,  as 
recommended by the manufacturer. 
The analog to digital conversion process works as 
follows.  When COUNT goes  hiah,  a 512 Hz clock  is 
enabled,  which is  applied to the 4040 binary counter. 
The output of this counter becomes the input to  the DAC 
0808.   Since  the counter  starts  at zero, the output 
current of the DAC 0808 (current into pin 4)  will start 
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at  zero and increase monotonieally with time, due to the 
512 Hz cloclc which is incrementing the counter.  When the 
output current is sufficiently large to cause a voltage 
drop of> V   across Rl,  the comparator switches high, 
DC 
which resets the counter and disables the 512 Hz clock. 
The number of cloclc pulses that the counter received up 
to that point becomes  the digital measure df power 
■•■'■• ■  .1 
consumption,  ahd is  input to the accumulator circuitry 
shown in figure 5-13. 
The allowable range of V  is from 0 to +10 V,  with 
DC 
+10 V corresponding to the maximum power consumption. 
This 10 V range is converted to an 8 bit digital word, or 
256 possible levels, yielding a weight of 39 mV per bit. 
There is a safety feature included which resets  the 
counter and stops the conversion if the count goes to the 
allowable  maximum  of  256  without  triggering the 
comparator.  This safety feature is provided by the OR 
gate  in  figure 5-8,  which automatically resets  the 
counter and disables the 512 Hz cloclc at a count of  256. 
This  insures  that no more than the full scale power can 
be added to the data register in any one A-D conversion. 
The maximum  amount of time  it  takes  to convert the 
maximum input voltage (V  = +in V) is  256/(512  Hz)  or 
DC 
0.5 seconds.  This is well within the 1.067 second period 
that the COUWT level stays hioh. 
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Figure  5-13:       Energy Data. Accumulator 
The DAC. 0808 is guaranteed to be accurate to +/- 1/2 
of one least significant bit, and the entire conversion 
scheme was tested to verify that this accuracy could be 
preserved. The results of this test are shown in table 
5-1. The table shows that the aeeiiracy is indeed 
preserved, as all outputs matched the expected results, 
with the exception of a few cases, which were in all 
cases just 1 L5B larger than the expected value, 
indicating an accuracy of ♦/- 1/2 LSB. 
The number of clock pulses that the counter in the 
A.-D conversion scheme receives, becomes the clock for 
another counter, as shown In figure 5-13. This is the 
energy data register, as referred to earlier, and serves 
the purpose of accumulation all the power data over time. 
The register is composed of two cascaded 4040 12-bit 
binary counters, so that the nth bit of the first 4040 
becomes the clock of the second 4040. The Input clock to 
the register Is disabled under two conditions: 1) when 
this RMU's output frame occurs, and it is transmitting 
data to the CRU, which nrevents the data word from 
changing while it is bein<7 sent, and 2) when the register 
is almost full, so as to Drevent the reaister from 
"rolling over", causing a loss of Information. The first 
case results in a negligible error In the energy 
measurement  for  two reasons.  First, the report cycle 
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Input Voltage Theoretical: Actual 
(Vdc) Counts Counts 
11,00 256 256 
10.00 256 256 
9.06 232 233 
8.07 207 207 
7.09 182 182 
6.09 156 157 
5.03 t2<> 129 
4.10 165 106 
3.08 70 80 
2.OR 54 54 
1.06 28 28 
0.950 25 25 
0.695 18 19 
0.0656 2 3 
0.0341 1 2 
6.0001 0 Q 
-l 
Table 5-1:      Results of »-D Conversion Test 
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will' occur in the early hours of the morning when a 
mlniitum amount of power Is normally being consumed, as 
compared to the rest of the day^ And second, the output 
frame lasts only 10.667 seconds, which is only 0.012 % of 
a 24'hour day. 
The second case (the register almost full) will 
rarely occur in practice* since the register is designed 
to hold approximately 3 days worth of power data. The 
absolute maximum- number of clock pulses on the the data 
register, which could occur in one day, is 6,380,308 
which is 256 times the number of COUNT cycles in 24 
hours. The cascaded pair of 4040's can count up to 
-16,711,680 before disabling itself, yielding 2.6 days 
total- storage capacity at maximum energy use. It is 
expected that the average energy consumption will be 
considerably less than the absolute maximum, (perhaps 
half as much), in which case the data register could hold 
data for many more days. 
The data registers are protected against losing 
their data during a power failure by the battery back-up 
supply  (V )  which  oowers  "both  4040's.     The 
IMil resistors are connected to the outputs of the 4040 
to limit the current which flows Into unprotected chips 
(those not powered by V ), during a power failure.  The 
BB 
second 4040 is also protected against a reset at power 
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up, while the first4040 Is never reset. 
The Information Stored In the second 4040 is the 
only information reported to the CRU during the outout 
frame. At the end of the output frame, this 4040 is 
reset to zero, however the first 4040 Is not reset. No 
error Is Introduced here, except for a small lag caused 
by the fact that the Information on the first 4040 will 
not be reported until It rolls over into the second 4040. 
One consideration in the design Is the ability to 
accurately determine a tenants energy consumption up to 
the day he moves. Even If the energy data register is 
read (by the CRU) the day the tenant leaves, the data in 
the LO register is never recorded, so there is a small 
error Introduced. But the maximum count which could be 
on the LO register is 2047, and when compared to a 
month's energy use at 60% of maximum, for example, 2047 
represents only 0.0018 percent of the total energy count 
for the month. This would mean a billing error of less 
than 18 cents would occur for ah electric bill of 100 
dollars. Thus, In order to simplify the circuitry 
Involved, and to shorten the report cycle, only the data 
on the HI register is reported to the CRU. The slight 
error mentioned above onlv occurs for the case of moving 
tenants, and will: occur so infreauently and is so small, 
that it may be neglected. 
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As for the reporting, the 12 bits of the HI register 
are input,  along'with 4 preamble bits, to a parallel in 
- serial out shift register (two 4021 PISO's cascaded). 
The preamble is created by logically interpreting the 
state of a "tamper switch".  If the distribution panel is 
opened* or . tampered with,  a small mechanical tamper 
switch will  open, and the 4 bit preamble will be set to 
1001 , otherwise it will remain at 0110  indicating an 
2 2 
untampered-with unit.  In this way, the CRU can detect if 
all RMU's are operating properly by looking at the 
preamble.  If the preamble is anything other than 0110 , 
■■■■.■■. .2 
the CRU knows  that a tenant has probably attempted to 
remove a: current transformer (or in some other way defeat 
the system),  and that RMU will be pinpointed  for 
maintenance. 
At each rising edge of the 0.46875 Hz clock, the 16 
bits (12 energy data bits from the HI register,  plus 4 
preamble  bits)  are parallel loaded into the shift 
register, then serially clocked out at a 7.5 Hz rate; 
preamble first,  then energy data MSB to LSB. These 
clocked-out bits are inout to the circuitry  which 
generates the output carrier signal.   The parallel 
loading and serial shifting occurs at all times,  however 
the output circuitry is only enabled during the output 
frame of the RMU, so the 16 bits generate a carrier 
fl6 
signal only during the actual output frame of the 
particular RMU. 
. The 16 bit data word is repeated 5 times during the 
output frame naming a total of flO bits. This is done to 
provide redundancy in the data transmission, allowing the 
CRU to correct small errors,which might occur by talcing a 
majority vote of the five 16 bit data words which it 
receives. This procedure will be able to correct errors 
in any bit position as long as the error occurs less than 
3 times; thus the scheme can tolerate up to 32 errors in 
an 80 bit transmission. It is expected that the data 
link: will be very reliable, however, and that less than 1 
error per 80 bits will be encountered. 
The timing diagram for the clocking of the data bits 
during the output frame of the RMU is shown in figure 
5-14. These data bits are sent to the output circuitry 
which is described in the next section. 
5.6 Output Circuitry and Output Frame Generation 
The output circuit is shown in figure 5-15. The 
circuit has three inputs, XMIT ENABLE (from output frame 
generator), 131 KHz clock- (from the crystal oscillator), 
and the output data bits (from the data register). If 
either the output bit or XMIT ENABLE is at a logic low, 
the 131 KHz signal cannot propanate through to produce a 
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Figure 5-14:  Output Timing - RMU 
carrier signal. When XMIT EMABLE Is high, the 131 KHz 
signal trill propagate through for data bits equal to "1", 
and will'not propagate through for data bits equal to 
"0". 
The two transistors act as a current source, which 
peridically drives the tuned transformer circuit, the 
operation of which was described in Chapter 3. When the 
output of the WAND gate is low, the current source is 
turned on. For an output bit of "l", the current source 
would be turned on ana off at a 131 KHz rate. The diode 
in the emitter of 01 is to insure that Ql is cutoff when 
the output of the NAND gate is a logic high ( " 12 V). 
The value of the current source is given by: 
12-2 VBE (5.5) 
is = jBi'fi?'  
■' Rl 
Using the values of  1 » 160, for the 2N4126, and 
2 = 80, for the MJE182, along with Rl  =  1.6 M-ohms; 
this yields I  = 84.8 mA.  This would yield a theoretical 
S 
output voltage of 1.08 V pea*, using equations (4.11) and 
(4.7)  o*  Chapter  4.  The outDut voltage (VI, in figure 
5-15) was observed to be tyoically 1.25 V peak, which  is 
in close agreement with the expected value. 
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Figure  5-15:       Output Circuit - RMU 
The secondary of the transformer is connected to the 
120 VAC lines through a .22 F caoacitor, which serves to 
bloclc most of the 120 V, 60 Hz signal, while allowing the 
131 KHz carrier to pass through. In practice, the 
reactance that the capacitor presents to the carrier 
signal could be tuned out with an inductance, which would 
cause series rensonance at 131 KHz. 
The signal XMIT ENABLE is generated by the circuit 
in figure 5-16. This "outDut frame counter" uses three 
4017 Johnson decade counters in cascade. These counters 
only provide a high output durina their respective time 
slot (i.e., Q5 is only hicrh during the period of every 
5th clocfc). When in cascade, the first counter acts as 
the ones place, the second as the tens place, and the 
third as the hundreds place of a decimal number ranging 
from 0 to 999. One unique number is chosen for each RMU, 
and set by dialing the thumbwheel switches to the correct 
positions. For example, an RMU with SI set to 04, S2 set 
to Q6, and S3 set to Q2, on their respective counters, 
would mean that this would be RMU number 264. 
The counter is initially reset to zero, and when the 
RMU receives the report cycle initiation waveform, the 
signal SYSTEM SYNC makes a "0" to "1" transition, which 
sets the signal: REPORT CYCLE to a logic high. This 
enables the clocfc to the output frame counter, and starts 
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Figure 5-16:  Output Frame Counter - RMU 
to clock: the counter at a o.(V9375 Hz rate. When the 
count reaches the preset number on the thumbwheel 
switches, the output of the NAMD gate, which Is normally 
high, goes to a low state, Indicating that it is this 
RMU's turn to output data to the CRU. So the unit set to 
264 would report during the 264th output frame. The 
flip-flop used to generate XMIT ENABLE is used to invert 
the output of the NAND gate to an active high signal, and 
also to force the positive transition of XMIT ENABLE to 
occur simultaneously with the positive transition of the 
512 Hz clock, which disables the energy data register 
clock at the proper time so as to prevent extra counts 
from being added to the data register. 
Since the output frame counter is clocked at a 
0.09375 Hz rate, each output frame is 10.667 seconds in 
duration. At the end of the RMU's output frame, the 
output of the WAMD gate makes a "0" to "1" transition, 
which is differentiated, and becomes the reset pulse for 
the energy data register and the output frame counter 
(RESET1 and RESET2). 
It should be noted that even if power goes down 
during a report cycle, while an RMtf is reporting, the 
energy data in the register win be preserved (to be read 
again when power comes up), since the energy data 
register is not reset until the end of the output frame. 
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The circuit which determines when to start counting 
output frames by interpretino the report cycle initiation 
waveform and producing the signal SYSTEM SYNC, is 
described in the next section. 
5.7 Report Cycle Detection Circuitry 
The circuit in figures «5-l7 and 5-18 is used to 
detect when the ZRV has sent the report cycle initiation 
waveform, and inform the other circuitry in the RMU of 
this fact by producing the signal SYSTEM SYNC. 
The input to the circuit- of figure 5-17 is provided 
by tapping the primary of the output transformer. This 
would ideally act as a 38:1 step-up transformer for 
carrier signals on the power lines, (refer to figure 
5-15). The Input impedance of the circuit of figure 
5-17 is at least 94 KXl, which prevents loading of the 
transformer circuit. A test was performed on the output 
circuitry to determine the effects of a resistance 
connected in parallel with the primary of the 
transformer, when the secondary is driven with a 134 KHz 
signal. It was found that a resistance of 94 KXi- caused 
ah attenuation of only 8%.when compared to the signal at 
the primary when unloaded. Which therefore yields an 
actual step-up ratio of " 35:1. 
k    "soft" llmiter is then used to limit the carrier 
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signal Input to the differential amplifier Al to about 
1,4 v peak at maximum. The sianal Is then band-pass 
filtered at 134 KHz, amollfied by a factor of 9.5, high 
pass filtered by A2, and Incut to a Plessey SL6270C, 
which Is an automatic gain control circuit. 
Since the strength of the 134 KHz carrier signal 
that the R*l(J will receive Is unknown, this AGC is 
included to provide a constant amplitude sine-wave Input 
to the remaining part of the circuit, regardless of the 
strength of the 134 KHz signal. It was explained 
previously that the 134 KHz signal of the report cycle 
initiation waveform has a special configuration, that is, 
"on" for 1 second, "off" for 1/4 second, and "on" for 2 
seconds. The first 1 second "on" burst of 134 KHz is 
used to set the gain of the ARC to the appropriate value 
by effectively "sampling" the strength of the 134 KHz 
carrier signal that a particular RMU receives. 
The AGC: provides a constant 90 mV RMS (typical) 
output for input signals greater than approximately 1 mV. 
The attack and decay of the gain Is set by Cl and Rl, and 
the values shown In figure 5-6 yield an attack time of 
0.4 seconds and a decay of approximately 40 dB/sec. 
Thus, during the first 1 second "on" period of the report 
cycle Initiation waveform, the AGC will adjust its gain 
(down from the maximum) to an appropriate value to yield 
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90 mv RMS at its output. Then, during the 1/4 second 
"off period, the gain of the AGC will slowly increase by 
about 10 db (a factor of. 3). When the 2 second "on" 
portion of the report cycle initiation waveform occurs, 
the gain will be essentially at the correct value and the 
AGC will adjust itself (within '". 0.4 seconds) "to the 
correct value. This way, the integrity of the 2 second 
portion of the report cycle initiation waveform is 
insured. 
The output of the AGC is then mixed with the 131 KHz 
clock, using a 1496 balanced modulator, configured for a 
signal gain of 4.8, The output of the modulator is 
lowpass filtered to preserve the 3 KHz difference 
frequency, then band-pass filtered and amplified by a 
factor-of 2 by amplifier A4. Thus, the output of A4 is a 
0.764 V peak signal, which is then input to a 567 tone 
detector which is set for a center frequency of 3 KHz, 
and a' bandwidth of 270 Hz. 
The output of the 567 (pin 8) is pulled low when a 3 
KHz signal is present at its InDut. The last portion of 
the circuit measures the duration of the 134 KHz signal 
and, if it is the proper length, gives an output pulse 
(SYSTEM SYNC) signifying initiation of the report cycle. 
The circuitry after the 567 checks for a 2 second 
long,  logic low output from the 567.  When the output of 
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the 567 goes low, Cl Is discharged quJLckly, disabling the 
reset of the 4040 counter? and at the same time enabling 
the 60 Hz clock. So, the 4040 starts count inoT up, and If 
Q7, 06, Q5, and Q4 are all high at the time the 567 
output makes Its "0" to "t" transition (at the end of the 
134 KHz signal), the output of the HAND gate goes low. 
For Q7, Q6, 05, and Q4 to all be high, the output of the 
567 must be low for between 2.fr00 and .2.117 seconds, A 
high at the output of the 567 disables the 60 Hz clock: 
from- incrementing; the register further. The reset of the 
4040 Is still- enabled for a time after the high on the 
output of the 567, because the capacitor Cl takes a long 
time to charge through the 1" resistor. Then, at the 
next rising,..'edgje. of the, 60 Hz clock, tM4fl40is reset, 
the '-.-output, of the NANn gate goes high, and the 
differentiation of this "1" to "0;" transition becomes the 
SYSTEM SYNC pulse. 
Now, if for some reason, the detected signal is not 
2 seconds in length, then the NAMO gate is prevented from 
ever making a: "0" to "1" transition (and therefore a "1" 
to -"0". transition). If the detected signal is too long, 
( > 2.117 seconds), QR goes high, disabling the 60 Hz 
clocic and causing 04, 05, 06, and 07 to all be low when 
the 567 output makes Its "0" to "1" transition, which 
prevents the NAND gate output from going low.   if the 
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detectedsignal is too short, ( < 2.000 seconds), the 
counter will: never have reached the state of Q4 through 
Q7 all high, and again the NAND gate output will,never go 
lour. During the time that the 567 output is high, the 
4040 is continuously reset. Since the 4040 is a ripple 
counter, a capacitor is added at the output of the NAND 
gate to eliminate glitches, which would cause erroneous 
SYSTEM SYNC pulses. 
Note that the SYSTEM SYNC pulse is synchronized with 
the rising edge of the 60 Hz clock. In this way, all 
RMU's are guaranteed to start counting output frames 
within 16.7 ms of one another. This' uncertainty is based 
on the fact that all RMU's may not be on the same phase 
of a' 3 phase power system and therefore -their- 60 -Hz 
crossings are out of phase. The Importance of this will 
be discussed in the explanation of the CRU circuitry. 
Figure 5-19 displays the sequence of events which occur 
at the initiation of the report cycle. 
This completes the descriotion of the RMU circuitry. 
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Figure 5-19:  Report Cycle Sequence 
6, CENTRAL) RECEIVING UNIT 
6.1 Overall Function 
The Central Receiving Unit consists of three parts: 
The Interface Circuit Card, an s-100 based computer, and 
the controlling software. These can be seen in the block 
diagram of figure 6-1. Most of the work associated with 
the collection of the data from the RMU's is performed on 
the Interface Circuit Card (ICC), while the computer (and 
software) performs minor control functions and records 
the data. 
The purpose of the CRU Is to generate the proper 
waveform to initiate the report cycle, to receive and 
detect the serial stream of data bits which the RMU's 
send, and to convert this data to parallel, form and 
provide it to the computer. 
In order to initiate the orocess, the operator runs 
a BASIC program which instructs the computer to set a 
control signal: on the ICC at some preselected time. This 
causes the ICC to generate the proper repdrt cycle 
initiation waveform, which Is superimposed onto the 60 Hz 
power lines. The RMU's detect this waveform and begin to 
send serial data (one RMU at a time) over the power lines 
via a 131 KHz carrier signal. The ICC must detect this 
data,  so signals on the power  lines are band pass 
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filtered at 131 KHz, and sent to detection circuitry 
which determines the presence or absence of a 131 KHz 
carrier. These detected bits of data are then clocked 
Into a register at the proper rate. During its output 
frame, ah RMU will send a 16 bit data word 5 times In 
succession, so when 16 bits have been clocked into the 
register, a parallel Jto serial conversion is made, the 
data is latched, and a control signal is sent to the 
computer instructing it that data is ready to be read. 
The computer than reads the enercry data by performing a 
peripheral input operation at certain specific addresses, 
which correspond to port addresses of the peripheral 
interface adaptors on the ICC. At this tirme, the 
computer also reads data from other ports on the ICC, 
which corresponds to the unit number of the RMU (or 
equivalent!? the number of the present output frame, 
e.g., RMU #12 reports in the 12th output frame). This 
number is generated by a counter, which counts each 
output frame from the time the report cycle was 
initiated. The computer keeos a running count (in 
software) of the number of times that it receives an 
instruction to read data. When this count equals 5 times 
the total number of RMU's In the building, the computer 
sends another control signal to the ICC which instructs 
the  ICC  that there is no more data to be collected, and 
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resets the hardware in oreparation for the next clay's 
data collection. 
The computer then proceeds to process the data and 
provide a report for each PMU in the form of a video 
-display. The report lists all data collected during the 
RMfJ's output frame. This would consist of 5 sets of 
power data and unit number data, which should be 5 
identical , sets of data. However, because of the 
possibility of bit errors in the transmission, all 5 sets 
are shown for comparison. When all reports have been 
read, the program ends, and the process is ready to be 
initiated again the next day. Tn practice, the entire 
process of daily initiatincr the report cycle and 
"reading" the reports could be performed by the computer, 
so that no operator intervention would be required. But 
for the purposes of this wor«c, manual initiation of the 
process was used. 
The description of the individual parts of the CRU 
can be found in the followina sections. 
6.2 The Computer and the s-ioo Bus 
The . ICC: was designed to interface directly with the 
S-100 bus, with no particular computer in mind. Any 
computer that could drive the S-100 bus properly and 
could interpret the BASIC nrooram which was used, would 
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be sufficient. For development purposes, a Sorcerer 
computer made by Exidy, Inc. was utilized. The computer 
was attached to an Exidy s-100 Expansion Unit, which 
allows the Sorcerer to communicate with S-100 peripheral 
devices. The ICC is plugged Into an S-100 slat in this 
expansion unit. The ICC Is shown In figure 6-2, and 
figure 6-3 shows its positioning In the expansion unit. 
A television type video monitor was used for the display, 
ahd a: cassette recorder was used for permanent storage of 
the -BASIC program. The complete CRU is shown In figure 
6-4. 
The S-100 bus is a standardized, 100 Din bus used in 
many computers today. An S-100 card contains one row of 
50 pins on each side of the card. A list of the S-100 
pins utilized in this design, along with their functions, 
Is- shown in table 6-1. Unused oins have been omitted for 
simplicity. As can be seen in the table, the S-100 bus 
contains two 8-bit unl-directional data buses, one for 
input data, and the other for output data. For this 
design, the S-100 bus is used only to perform I/O Read or 
Write functions (to read or write information to or from 
the ICC). The timing diagrams of the signals used for an 
I/O Read and ah I/O Write are shown In figures 6-5 and 
6-6 respectively. All timing during an I/O Read or Write 
is' automatically controlled through the execution of the 
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BASIC  instructions INP or OUT,  respectively, which 
greatly simplifies the proaramming task. 
Aside from reading from and writing to the ICC, the 
computer Is used for some minor computations and to 
display the Information received from the ICC. A further 
discussion of the computer functions is given in section 
6.4, System Software. 
6.3 Interface Circuit Card 
6.3.1 Power supply 
power is supplied to the circuitry of the ICC by 
regulating down the supply lines provided on the S-100 
bus, as shown in figure 6-7. Supplies of ♦ /- 12 V and +5 
V are used. The +5 v supdv is used for all logic on the 
ICC, and is provided by regulating the +8 v on pin i of 
the S-100 bus. The +/- 12 V supplies are used for a few 
op-amps on the ICC. Pin 2 on the S-100 bus provides +16 
V, which is regulated to +12 V, and pin 52 provides -16 
V, which Is regulated to -12 V. All supplies are 
heat-slnked and can each provide a maximum current of 
approximately 1.5 A. 
lto 
IN # NAME FUNCTION ! 
1 ♦ 8V Unregulated Input to +5 V regulators. 
2 ♦ 167 Unregulated lnDut to + 12V regulators. 
29 A5 Addriss *it        •;■_'■ 
30 A4 Address Bit 
31 A3 Address Bit 
35 D01 Data-Out .-nit 
36 000 Data-out Bit 
38 D04 Data-out Bit 
39 005 Data-out Bit 
40 006 Data-out Bit 
41 DI2 Data-in Bit 
42 013 Data-in Bit 
43 017 Data-in -Bit 
45 SOUT Indicates Status of Output Bxrs. 
46 SINP Indicates Status of Input Bus. 
50 GND Signal & Power Ground 
51 +8V Same as Pin #1. 
52 -16 V Unregulated incut to -12V regulators. 
54 RESET Reset from Sorcerer. 
,,77— .^jpu*^... :,.., wr*ifce Enable ■ - 
78 PDBIN Data Bus In 
79 A a Address Bit 
80 Al Address Bit 
81 A2 Address Bit 
82 A6 Address Bit 
83 >7 Address Bit 
88 D02 Data Out Bit 
89 003 Data Out Bit 
90 D07 Data Out Bit 
100 GND Same as Pin #50 
Table 6-11  S-100 Bus Pin Definitions 
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Figure 6-7:  Power Supply - CRU 
6.3.2 Clock Signals and Timing 
AIL clock signals necessary for operation of the ICC 
are generated on the ICC itself and are derived from two 
sources. A 2.949120 MHz crystal oscillator is used to 
generate the 134 KHz clock: for the output circuitry. The 
60 Hz power line is used to provide frequencies of 60 Hz, 
7.5 Hz, 4 Hz, and 0.09375 Hz, which are used for the 
clocking of input bits and counting o£ output frames. 
Figure 6-8 shows the 2.9491220 MHz crystal 
oscillator, which is then divided down by a factor of 22 
to provide 134.0509 KHz. Division by 11 is accomplished 
with a 4018 "Divide by N" counter to which an extra stage 
is added, since the 4018 by itself can only divide by a 
maximum of 10. The 4018 can be used to divide by an odd 
number less than 10 by feeding the AND function of two of 
the counter outputs back to the data input. For example, 
division by 7 is accomplished by feeding Q3»Q4* back to D; 
division by 9 is aceomolished by feeding Q4-Q5 back to 
D. So, division by 11 is accomplished in this case by 
effectively feeding back 05*06 to D. The use of the 4018 
in this fashion does reliably nrovlde division by 11, 
however, this principle is not reliably extended past 
division by 11 without additional gating. The output of 
the division by 11 circuit Is divided by 2 with a D 
flip-flop as shown, providing a 134.0509 KHz signal at 
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50% duty cycle. The 134 KHz clock Is disabled at all 
times except during the actual generation of the report 
cycle initiation waveform, bv the signals REPORT CYCLE 
and SYSTEM SYNC: . These signals trill be described in 
lore detail in the following sections. 
Figure 6-9 shows the generation of all 60 Hz based 
clocks. As in the RMU, the 120 v,- 60 Hz waveform is 
divided down through a resistive divider and input to a 
comparator whose output is then limited to between +5 V 
and ground with two clamp diodes, thus providing a 0 V to 
+5 v, 60 Hz square wave. A 4024 binary counter then 
divides this 60 Hz signal bv a and 64 to provide 7.5 Hz 
and 0.9375 Hz clocks respectively. The 0.9375 Hz clock 
is then divided further by a factor of 10 with a 4017 
decade counter, providing a 0.09375 Hz clock. 
Also shown in figure 6-9, is the generation of a 4 
Hz clock by dividing down the 60 Hz clock using two 4018 
"Divide by N" counters configured to divide by 5 and 3. 
This results in a 4 Hz clock which does not have a 50% 
duty cycle; but this is unimportant since only the 
leading edge of this clock is utilized. 
The particular use of each of these clock signals 
will be described in detail in the section describing the 
circuitry in which they are used. 
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6.3.3 Interface Circuitry to the S-100 Bus 
The circuitry to interface the ICC with the s-100 
Bus is shown in figures 6-10, 6-n, and 6-12. At the 
heart of this circuitry are two Intel 8255 Peripheral 
Interface Adaptors (PIA), as shown in figure 6-12, which 
enable the computer to read arrd write 8 bit data words to 
the ICC. The 8255 is a very comDlex and powerful device, 
but simply stated, each PIA contains 3 data ports (A, B, 
and C) which ca_'n be configured as either input or output, 
with an added feature that port r can be split and used 
as half input and half output, if desired. Input refers 
to data which is input to the computer (CPU) from the 
PIA, and output refers to data which is output from the 
computer to the PIA. The A bit word.at a port is put on 
the data bus and read by the CPU during an input 
operation, and data on the 8 bit data-bus'is written and 
latched to a: port during an output operation. The ICC 
uses 4-1/2 ports for input and 1/2 port for output (of 
the 6 available ports on 2 PIA's). One port is unused. 
Port C of PIA #1 is split *nd used as 1/2 input and 1/2 
-output. This port provides the control signals to the 
ICC from the computer, and vice-versa. The other 4 ports 
are used to hold the data which is to be reported to the 
computer (a 16 bit energy data word and a 16 bit unit 
number word).  The details of the reading and writing to 
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the PIA's will: be discussed in the software section. 
Each port on the PIA's is assigned a different 
address (one of 256 possible I/O addresses). The six 
highest order address bits tft2-A7) are decoded to provide 
the CHIP SELECT (CS ) for each PIA, and the two low order 
address bits (A0-A1) ate used to select a particular port 
on the PIA.   The address decoding is shown in figure 
6-11.  PIA #1 is assigned the address  (OtOOOOOO) ,  and 
2 
PIA #2 is assigned the address (10000000) . The signals 
___ 2 
CS are driven low if a valid address' is present on the 
address  lines,  and either  one of " the signals Status 
Output CSOtIT)'or Status Inout (SIMP) are high.  That is: 
CS  = Valid Address • (SIMP ♦ SOUT) 
Since the PIA data bus is bidirectional, while the 
S-100 data buses are unidirectional, 74LS241 tri-state 
buffers are used to isolate the S-100 input and output 
buses from one another and still provide communication to 
the PIA (refer to figure 6-12). It is important that the 
PIA not drivB the S-100 input data bus except when it is 
being read from, otherwise it could be competing with 
another peripheral device or the CPU. So, the S-100 
input data bus is enabled (i.e., connected to the PIA 
data bus) only when either PIA #l or PIA #2 is reguired 
to put data on the bus during a read operation.   The 
120 
PORT 
A 
3 
2 
1 
0 
RD 
CS1 
~ A1 (80 
ACM 79 
PORT 
C 
PORT 
B 
)0 
6 =- 
0 =>- 
0 >- 
2 =>■ 
PORT 
A 
3 
2 
1 
0 
CS2 
PORTC 
N.C. 
PORT 
B 
0 >- 
1 =*> 
TT 
GND 
GND 
Lf) 
GO 
-O" 
a. 
ir> 
in 
CM 
CO 
40 
-<'WR 
-c RESET 
-OD0 
-OD1 
-OD2 
O D3 
-OD4 
-O D5 
-O D6 
-OD7 
-o+5V 
PORT 
A 
-c5 
-=6 
-=7 
-o+5V 
—=5 
PORT 
B 
PORT 
A 
PORT 
B 
Figure 6-10:       Peripheral Interface Adaptors - CRU 
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Figure 6-12:  Data Bus Buffering - CRU 
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signal PDBIM is high at this time, so the signal INPUT 
BUS ENABLE Is provided by the following function: 
INPUT BUS ENABLE ■ fCSJ'.♦ CS2KPDBIN 
At *11 other times, the. S-100 output data bus Is 
enabled (i.e., connected to the PIA data bus) which 
presents no problems since the PIA Is not driving the bus 
at these.-tints (see figure 6-12). 
The Read, Write and Reset lines, and low order 
address bits are buffered and connected to the PlA's. 
The functional- relationship between the signals at the 
PIA ahd the signals on the S-100 bus is shown below: 
PIA 
SIGNAL 
s-100 
SIGNAL 
RD S' ' PDBIN 
WR 
m, 
PWR 
RESET RESET 
AO = AO 
Al s\* Al 
These functions,are provided by the circuitry shown 
in figure ,6-12. 
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6.3.4 Report Cycle Initiation Circuitry 
The report cycle is initiated by running the BASIC 
program described in section16.4.  This program causes 
the computer to write a "i" to Bit 7 on Port C, PIA #1. 
This control signal  is called INITIATE REPORT CYCLE. 
This is synchronized to the 60 Hz clock with a D 
flip-flop as shown in figure 6-13,  creating the signal 
REPORT  CYCLE.    The  rising edge  of  REPORT CYCLE is 
differentiated and use* to parallel load a shift register 
made up of two 4021 parallel-lh,  serial-out  shift 
registers cascaded.  The.loaded data is (OlllOllllill!) 
2 
,    This data: is then shifted out (MSB firs*) at a 4 Hz 
rate, causing the output to be high for 1 second, low for 
XMi second* HftA high for 2 seconds. The leading zero is 
just to insure the accuracy of the 1 second high 
regardless of the time that REPORT CYCLE comes high with 
respect to the 4 Hz clock.   The output of the shift 
register CQ3)  is then sent to the output circuitry, and 
is used to modulate the 134 KHz carrier signal,  thus 
creating the report cycle initiation waveform shown in 
figure 2-3.  The last 3 bits of the 4021 are available as 
outputs, and these are utilized to determine the end of 
the 2 second high level. The last 3 bits of the second 
4021 (06, 07, and 08 of 4021-2) are input to an.OR gate. 
The output of this OR gate win normally be high during 
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Figure 6-13:  Generation of the RCIW - CRU 
the shifting-out of the register, and will only make a 
"■1" to "0" transition when the last "1" of the 2 second 
interval is clocked out of the - register (zeros are 
clocked in behind the 2 second interval of ones). When 
the output of the OR gate aroes low, a monostable is 
triggered which simulates the length of time required for 
the 567 tone detector on the RMn to drop out of lock at 
the end of the 2 second burst of the 134 KHz carrier. 
For the configuration of the 567 as shown in figure 6-13, 
this "drop-out" time was measured to be repeatable and 
approximately equal to 25 ms. So the monostable is set 
to yield a positive going Dulse with a pulsewidth of 
slightly less than 25 ms, triqqered on the falling edge 
of the output of the OR gate. It was found that a 
pulsewidth of* 15 ms, gave the desired results. When the 
monostable's output goes low, the input of the D 
flip-flop (after the mono) is caused to go low. This low 
level; is then synchronized to the next 60 Hz rising edge, 
causing the signal SYSTEM SYNC to go low. This is 
analagous to how a signal of the same name on the RMU is 
synchronized to the rising edcre of the, next 60 Hz clock 
after the 2 second burst of the 134 KHz carrier. Ideally 
the two SYSTEM SY»IC signals should occur simultaneously 
(hence the name). This siqnal (SYSTEM SYNC ) is actually 
the precise beginning of the first output frame (RMU #1). 
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An analysis of the effects caused by the two SYSTEM SYNC 
signals (on the RMU and the CRU) occurring at different 
times is performed Insection 6.3.7, in the discussion of 
the clocking of iriput bits. 
The signal SYSTEM' SYNC oh the ICC is used to hold a 
number of counters in the reset position* until the 
beginning of the first output frame. In this way, all 
timing is synchronized with the beginning of the first 
output frame. 
.3.5 Output Circuitry 
the bits from the shift register of the previous 
section are used to modulate the 134 KHz cloclc and create 
the -.report cycle initiation waveform, which is 
superimposed on the 60 Hz bower lines with the circuit 
shown in figure 6-14. This circuit is very similar to 
the output circuit of the RMU which was discussed in 
sections 4.1 and 5,6, so a detailed discussion will not 
be performed here, /k relatively low-power output stage 
(+5 V and ground) is used on the ICC, because the main 
purpose of this prototype was to prove the concept of 
sending and receiving the necessary data over the power 
lines. Mo attempt was made to idealize this output stage 
for use over long distances, as would be required in an 
apartment building. 
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Figure 6-14:       Output Circuit - CRU 
If the output bit is a "1", the 134 KHz signal 
propagates through the NAND gates shown in figure 6-14, 
driving the 2M2222 transistor which acts as a 25 mA 
current source for the tuned transformer. Which would 
yield a theoretical outDut voltage of 0.32 V peak. The 
output voltage, Vout, was experimentally measured to be 
0.35 V peak, in relatively close agreement with theory. 
As in the RMU, the primary of the output transformer 
is1 tapped and used as the inpiut to the Bit Detection 
circuitry, which is described in the next section. 
6.3.6 Bit Detection Circuitry 
The purpose of the bit detection circuitry is to 
detect the information sent to the CRU by the RMU. This 
information is encoded in a 131 KHz carrier whose 
presence indicates a "1" and whose absence indicates a 
"0". The transformer of the output circuitry is used to 
step up carrier signals on the power lines, which are 
then presented to the input of the bit detection 
circuitry as shown in figure 6-15. The step-up ratio 
from secondary to primary in the circuit of figure 6-14, 
was measured to be 32:1. 
Soue soft limiting is then performed on the 
stepped-up carrier which is then converted from a 
differential signal to slnale-ended by amplifier Al. 
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Figure 6-15:       Bit Detection Circuit - GRU 
Amplifier H2 Is used to band-pass filter the carrier 
signal and amplify it by a factor of 2. The signal is 
then input to a 567 tone detector set to a center 
frequency of 131 KHz with a bandwidth of 2% • The output 
of the 567 (pin 8) is pulled low if the 131 KHz signal is 
present, so this output is inverted which then becomes 
the input bit stream, which is then sent to the energy 
data receiving.circuitry, which is described in the next 
section. 
6.3.7 Energy Data: Receiving Circuitry 
The detected bits from the" Bit Detection circuitry 
are input to the circuitshown in figure 6-16. The bits 
are clocked into a pair of cascaded 4094 shift registers. 
These shift registers are serial*in, parallel-out, with 
an output latch. The bits are clocked in at a 7.5 Hz 
rate, corresponding to the bit time of 133.33 ms. The 
7.5 Hz clock obtained in section 6.3.2 and figure 6-9 is 
offset to provide a positive-going edge at 83.33 ms after 
the beginning of the bit for 5/8 the total time for the 
bit). This is done to allow the detection circuitry to 
settle into the proper "1" or "0" state, and also to 
allow for possible time shifts caused by RMU's which are 
not on the same phase of the 60 Hz power system. The 
offset of the 7.5 Hz clock: Is accomplished by clocking 
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the 7.5 Hz clock into a shift register at a 60 Hz rate as 
shown in figure 6-16. The output is taicen at the 5th 
stage of the shift register, an<l so is delayed by 5/8 the 
period of the 7.5 Hz clock* A timing diagram of the 
clock signals is shown in figures 6-17 and 6-18. 
The data word that the RMU sends to the CRU is 16 
bits long (repeated 5 times). The cascaded pair of- 
. 4'094's provides space for 16 bits, and at the time when 
the 16th bit is clocked in, a pulse is applied to the 
strobe Inputs, which allows the data in the shift 
registers to propagate to the outputs while the strobe is 
high, and be latched there on the falling edge of the 
strobe pulse. The strobe pulse is generated by counting 
the number of clock pulses that the 4094's receive. The 
timing of this strobe pulse is also shown in figure 6-17. 
Each tine that the strobe pulse occurs, a flip-flop 
isc set which provides the control signal DATA READY to 
the computer. During the collection of data, the 
computer continuously checks the status of this bit. 
When the computer observes that this bit is high, it 
reads the energy data by reading ports A and R on PIA #1. 
Since the data' is sent by the RMU in a most significant 
bit to least significant bit form, Port B contains the 
high order bits, while port A contains the low order 
bits.   Recall: that the 4 most  significant bits are 
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actually the preamble, which is sent along with the 12 
bits of energy data. 
At the time that the energy data' is read, the 
computer also reads the RMU number, or equivalently the 
frame number, by reading Ports A and B on °IA #2, Port B 
being the most significant bits. 
After all four ports are read, the computer pulses 
the control signal DATA TAKEN high, then low, which 
resets the DATA READY signal. At this time, the computer 
resumes its monitoring of the DATA READY signal until it 
goes high once again, at which time the process of 
reading data is repeated. 
The RMU number (frame number) is generated by 
clocking a 4040 binary counter at a 0.09375 Hz rate (the 
reciprocal of  the 10.667 second output frame time), 
beginning at the time when SYSTEM SYNC goes low. The 
clock signal- for this counter is shown in the" timing 
diagram of figure 6-17. 
In the design, consideration had to be given to two 
problems of synchronization within the system. First, 
all RMU'S/ifcafc. not all be on the same phase of the 60 Hz 
power system, and second, all RMU'S may not create the 
SYSTEM SYNC signal at exactly the same positive-going 60 
Hz zero-crossing, due to component variations, especially 
in the 567 tone detector circuitry.  The maximum possible 
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Figure 6-19:  Analysis of Synchronization Errors 
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time error due to different Phases Is +/- 11.11 ms, and 
the time error due to different 60 Hz zero crossings will 
be .16.67 ms per period of the 60 Hz waveform.   As is 
shown in figure 6-19, for a bit time (length of one bit) 
equal to 133.33 ms, a synchronization error of +/- 2 
cycles of 60 Hz plus variations due to different phases 
can easily be tolerated and still reliably detect the 
transmitted bits.  In the worst case, the data bit will 
be clocked in at 29% or 96% of the nominal frame. 
Neither case presents a problem with detection, since 29% 
of  the bit time is 39 ms which is longer than the 25 ms 
worst case loclc-up time of the 567 tone detector; and the 
567 will definately be locked at 128 ms  (96%)  into the 
nominal frame. 
There is also no problem with the possible overlap 
of output fraimes due to these; worst case variations,  for 
two reasons. First, because any overlap of output frames 
would cause at most a 1 bit error in both transmissions 
which would easily be corrected because of the  5 
redundant sets of data for each RMU.  And second, the 
first bit of each 16 bit data word (and hence the first 
bit of each output frame) that the RMU sends is forced to 
be a: zero because of the preamble (0110 in a properly 
, 2 
functioning unit), and therefore would not cause any 
interference with the last bit of the previous output 
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frame,  even "if the frames should overlap by the worst 
case error. 
The details of the data reading and the control of 
the ICC are described in the next section, system 
Software. 
6.4 System Software 
A BASIC program was Implemented to control the 
operation of the ICC and of the data reading process 
(report cycle). A flow chart of the program is shown in 
figures 6-20 and 6-21. The program has been named 
"REPORTC0NTR0L", and the actual program listing has been 
filed with the Department of Computer science and 
Electrical Engineering. 
To initiate the report cvcle, the operator runs the 
program REPORTCONTROL* with the ICC plugged into the 
S-100 expansion unit of the computer, and the line cord 
of the ICC plugged into a 60 Hz power outlet. The 
program asks the operator to input the total number of 
RMU's in the system. xAfter this information is supplied, 
the program initializes the two PIA's on the ICC, 
setting them for the proper mode of operation, by writing 
a! data word to the control register of each PIA. The two 
PIA** are set to mode 0 (basic input/output) with ports 
A:, B', and the lower half of Port C (4 fcSB's), set as 
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C   START } 
I INITIALIZE PIA'S. 
L INPUT # OF RMU'S 
INITIATE REPORT CYCLE 
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<r 
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READ PIA#2, PORTS A & B 
& 
Figure 6-20:  Software Flow Diagram - Part A 
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Figure 6-21:  Software Flow Diagram - Part B 
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input ports; and the UDper half of port C set as an 
output port, on both PIA's. (Port C on PIA 12 is unused, 
but is set the saine as PIA #1 for simplicity). 
Writing to a; port is accomplished with the BASIC 
instruction: (OUT address, data) which performs a 
peripheral device output. In a similar fashion, reading 
a: port is accomplished with the BASIC instruction: 
(IWP(address)) which performs a peripheral device input. 
After the PIA's are initialized, the program waits 
for the operator to indicate the start of the report 
cycle. When this is done, the program sets INITIATE 
REPOP.T CYCLE high by writing a "i" to bit 7, port C, PIA 
#1. This causes the ICC to send the report cycle 
initiation waveform and prenare for the receipt of data. 
The program continuously reads bit 0> port C, PIA #1, 
which is the signal DATA READY. When this bit goes high, 
the computer then reads four 8 bit data words: Hi energy 
data from PIA #l,..port B; LO energy ' data from; PIA #1, 
port A; HI. output frame number from PIA #2, port B; and 
LO. output frame number from PIA #2, port A. It is not 
necessary for the computer to read the output frame 
number from the ICC (and therefore no need to generate 
this number on the ICC), as this could just have been 
generated more easily in software by counting the -number 
of  DATA  READY signals.  However, by reading this number 
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from the ICC, proper operation of the ICC Is verified. 
Also, It was planned that In the final system, it might 
be , desired to add some type of LED display to the ICC to 
display the energy data and the output frame number for 
each RMU as it Is reported, in which case, the output 
fra-ne number would have to be generated on the ICC. 
After all: four ports of data have been read, the 
computer creates a RESET DATA READY pulse, by writing a 
"1", then a "0" to Bit 6, Port C, PIA #1. Then the 
computer monitors the DATA READY signal again, until it 
again goes high. The process Is repeated until all RMU's 
have reported 5 times. When this occurs, the computer 
Informs the ICC of this fact by bringing REPORT CYCLE low 
(by writing a "0" to Bit 7, Port C, PIA »i). This 
automatically resets the circuitry on the ICC, in 
preparation for the next day's report cycle. 
Next, the program aenerates a report for each RMU 
which shows all the data which was received during that 
RMU's output frame. All 5 redundant transmissions are 
shown for comparison. A sample report used for test 
purposes is shown in figure 6*22. After all reports have 
been read, the program ends, and the report cycle may be 
repeated at any time thereafter. 
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REMOTE ENERGY MONITORING SYSTEM 
REPORT FOP RMU #2 
RMU   PREAMBLE  ENERGY DATA  ENERGY DATA 
NO.   (6=0.K.)   (DECIMAL)    (BINARY) 
2 6 -  1673 011Q10001001 
2 6 V673 011010001001 
2 6 1673 011010001001 
2 6 1673 011010001001 
2 6 1673 011010001001 
PRESS CARRIAGE RETURN FOR NEXT REPORT. 
Figure 6-22:  Sample Report 
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7.: SYSTEM: PERFORMANCE 
7.1 System: Accuracy 
There are four possible sources of error In the 
energy monitor, system. They are: 
1. Errors due to non-linearities of input current 
transformers. 
2. Errors due to non-linearity of the analog 
multiplier. 
3. Errors due to the A-D conversion circuitry. 
4. Errors due to data transmission between RMU 
and CRU. 
Although an analysis of current transformer error 
has not been performed herein, Tsuda C16J has determined 
that this error can be reduced to 1 LSP of an 8 bit A-D 
conversion scheme, for some minimum value of primary 
current. 
The Exar analog multiplier employed has a maximunf 
output- error of 1% of full scale, which represents 2.6 
bits of ah 8 bit conversion. 
The A-D conversion scheme itself causes ♦/- 1/2 LSB 
error due to the non-linearity of the D-A converter, plus 
a 1 LSB error due to quantization error. 
Errors due to the data transmission between the RMU 
and CRU will be taken to be negligible because of the 
quintuple redundancy and the exoected infrequency of even 
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a 1 bit transmission error. 
Thus, the total possible error is 5.1 bits out of a 
possible total: energy count of 256 at full scale, which 
is< an absolute error of 2% of full scale. Approximately 
half of this error is caused by the non-linearity of the 
multiplier, and therefore could be reduced by utilizing a 
more accurate multiplier than the XR-2208. Further gains 
in accuracy could be provided by using more than 8 bits 
in the A-D conversion, and/or further advances in 
instrument current transformer technology. 
7.2 System Tests 
Each section of the circuitry of the RMU and the CRU 
iras determined to function correctly as the various 
sections were built and connected together. Although a 
current measurement was not actually made, the proper 
operation of the input, multiplier, and A-D conversion 
circuitry was verified by uslna a scaled version of the 
voltage waveform' for both the "current" and voltage 
inputs. 
The major purpose of the system test was to 
determine the feasibility and reliability of the data 
link: between the RMU and CP.ri. A specific energy data 
word was permanently set on the RMU for these purposes. 
Two locations were used for testing.  The first tests 
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were performed In Packard Lab, Lehigh University, with 
the RMU and the CPU plugged Into separate outlets (same 
phase) In the same room. These two outlets derived their 
power from the same distribution panel in the room. 
The BASIC program used to control the system was run 
in excess of 50 times, resulting in over 50 "reoort 
cycles" during which the preset data word on the RMU was 
transmitted to the CRU, making a total of 4000 reported 
bits. Mot one bit in these 4000 was transmitted In 
error, thus the contention that single hit errors will 
occur very infrequently seems reasonable. 
A test was performed to determine if in fact the two 
signals SYSTEM SYNC (one on the RMU, one on the CRU) 
occurred at the same 60 Hz zero crossing. Initially, the 
CRU SYSTEM SYNC occurred t cycle of 60 Hz after the RMU 
SYSTEM SYNC. This was corrected by trimming the 
monostable delay on the CRU to the value specified in 
figure 6T13, afterwhich the two signals occurred at the 
same 60 Hz crossing. 
Next, a test of the distance over which 
communication could be carried out was performed. The 
RMU was plugged into an outlet in the same room as the 
CRU, which was known to derive power from a different 
distribution panel (but on the same phase as the CRU), 
Repeated attempt were made to initiate the report cycle, 
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and all failed. Then the RHU was moved to the 2nd floor, 
while the CRU was kept on the 5th floor. Outlets on the 
same phase of the power systemrwere used, and repeated 
attempts were made to initiate the report cycle. Again, 
all attempts failed. 
These failures are believed to be caused by the 
relatively hostile environment presented to carrier 
signals in Packard Lab^ Larae numbers of computers, 
computer terminals, oscilloscopes, etc. are present in 
Packard Lab, which contain capacitive power-line filters 
which are especially good at shorting out any high 
frequency signals on the power lines. A carrier which 
had to travel over any great distance in the Lab would 
nost likely run into one of these pieces of equipment 
somewhere along the line, and would probably be trapped 
(shorted out) by its line filter. Since the output stage 
of the developed CPU is relatively low-power (for test 
purposes), it is not expected that the carrier would be 
able to compete with this type of environment. In an 
actual system, the output circuit of the CRU would be 
v«ry high power, which would enable the carrier signals 
to propagate to all parts of a building. Also, if 
particular problems are known to exist (such as the line 
filter of the computer in the CRU), small chokes can be 
added in series with the line cords of such instruments. 
149 _*  V 
This would alleviate the problem of the capacltlve line 
filters shorting out carrier signals, while assisting in 
the purpose for which the line filter was designed, since 
the choice would present a high Impedance to carrier 
signals. 
The second test location was a single-family, split 
level dwelling located in River Vale, NJ. This location 
is more-typical: of the designed use of the energy monitor 
system, in that it is a residential dwelling, and 
equipment which would cause the shorting-out of the 
carrier is most likely not prevalent. The CRU was placed 
at one location in the house, and the RMU was tested in 
every other circuit in the house. Approximately 20 
report cycles were initiated, and not a single bit error 
occurred. Proper operation was observed from every 
circuit in the house. Then, as a further test of the 
distance performance of the system, the RMU was plugged 
into the house of a neighbor, across' the street from the 
house which contained the CRU. Both houses derive power 
from the ...same side of a distribution transformer. The 
total distance between RMU and CRU (along the power 
lines) was estimated to be approximately 40 meters. 
Numerous report cycles were initiated, and proper 
operation occurred, without a single bit error. From 
this test, it is observed that system operation over even 
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large distances (in a residential setting) is reliable. 
One last observation which was made concerns a 
slight problem: with the RMU's receipt of the report cycle 
initiation waveform. There were a few instances (" 2% of 
the time) where the RMU would not accept the report cvcle 
initiation waveform as sent by the CRU. It is believed 
that this is due to variations in the loclc-up time of the 
567 tone detector on the RMU, which caused the RMU to 
sense that the 7 second carrier burst sent by the CRU was 
either shorter or longer than the allowed tolerance. 
This does not present a tremendous problem, because if 
the RMU does not sense the report cycle initiation 
waveform, it simply holds its data until the next day's 
report cycle, as was stated orevlously. However, in the 
interest of increased system reliability, this problem 
could be eliminated through 'closer attention to the 
locK-up and'drop-out transients of the 567 tone detector. 
For the most part, the system performed the 
anticipated functions properly, with no errors in data 
transmission, and was observed to have an operable range 
of at least 40 meters distance. 
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8.: CONCLUSION' 
Remote energy monitoring by means of a power-line 
carrier system- has been demonstrated. Measurement of 
electrical energy consumption Is performed by a number of 
Remote Measuring Units (PMU's) which report digital data 
to the Central: Receiving Unit (XRU) via an amplitude- 
shift keyed (ASK) 131 KH? carrier signal. System 
operation was observed to be reliable over a distance of 
at least 40 meters (between RMU and CRU). Not a single 
bit error occurred during any of the test transmissions. 
The remote energy monitoring system provides an accurate, 
low-cost means for the owner of a' building to distribute 
the electric bill according to the energy consumed by the 
individual tenants. 
Further research and work could be... done on the 
subject of the lock-up and drop-out transients of the 
tone detector phase-locked loops, which were found to 
cause some slight problems. Tn addition, further 
investigation could be made into optimizing the frequency 
of-operation, and also the possible interference effects 
(T.V., radio reception) which this remote energy 
monitoring system might cause at certain operating 
frequencies. 
Overall1, the remote energy monitoring system 
performed its designed functions properly and reliably. 
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If put into use, such a system would_provide the proper 
accountability for electrical energy consumption, which 
would encourage energy conservation, reduce energy costs, 
and thereby enhance the attractiveness of an apartment 
building or condominium to prospective tenants. 
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